

**PowerMOS transistor  
Logic level TOPFET**

**BUK100-50GL**

**DESCRIPTION**

Monolithic temperature and overload protected logic level power MOSFET in a 3 pin plastic envelope, intended as a general purpose switch for automotive systems and other applications.

**APPLICATIONS**

- General controller for driving
- lamps
  - motors
  - solenoids
  - heaters

**FEATURES**

- Vertical power DMOS output stage
- Low on-state resistance
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by input
- 5 V logic compatible input level
- Control of power MOSFET and supply of overload protection circuits derived from input
- Low operating input current
- ESD protection on input pin
- Overvoltage clamping for turn off of inductive loads

**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Continuous drain source voltage	50	V
$I_D$	Continuous drain current	13.5	A
$P_D$	Total power dissipation	40	W
$T_J$	Continuous junction temperature	150	°C
$R_{DS(ON)}$	Drain-source on-state resistance $V_{IS} = 5 V$	125	mΩ

**FUNCTIONAL BLOCK DIAGRAM**





Fig.1. Elements of the TOPFET.


**PINNING - TO220AB**

PIN	DESCRIPTION
1	input
2	drain
3	source
tab	drain

**PIN CONFIGURATION**



**SYMBOL**



**PowerMOS transistor  
Logic level TOPFET**

**BUK100-50GL**

**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DSS}$	Continuous off-state drain source voltage <sup>1</sup>	$V_{IS} = 0 \text{ V}$	-	50	V
$V_{IS}$	Continuous input voltage	-	0	6	V
$I_D$	Continuous drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}; V_{IS} = 5 \text{ V}$	-	13.5	A
$I_D$	Continuous drain current	$T_{mb} \leq 100 \text{ }^\circ\text{C}; V_{IS} = 5 \text{ V}$	-	8.5	A
$I_{DRM}$	Repetitive peak on-state drain current	$T_{mb} \leq 25 \text{ }^\circ\text{C}; V_{IS} = 5 \text{ V}$	-	54	A
$P_D$	Total power dissipation	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	40	W
$T_{stg}$	Storage temperature	-	-55	150	$^\circ\text{C}$
$T_j$	Continuous junction temperature <sup>2</sup>	normal operation	-	150	$^\circ\text{C}$
$T_{sold}$	Lead temperature	during soldering	-	250	$^\circ\text{C}$

**OVERLOAD PROTECTION LIMITING VALUES**

With the protection supply provided via the input pin, TOPFET can protect itself from two types of overload.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{ISP}$	Protection supply voltage <sup>3</sup>	for valid protection	4	-	V
$V_{DDP(T)}$	<b>Over temperature protection</b> Protected drain source supply voltage	$V_{IS} = 5 \text{ V}$	-	50	V
$V_{DDP(P)}$	<b>Short circuit load protection</b> Protected drain source supply voltage <sup>4</sup>	$V_{IS} = 5 \text{ V}$	-	35	V
$P_{DSM}$	Instantaneous overload dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	0.6	kW

**OVERVOLTAGE CLAMPING LIMITING VALUES**

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_{DROM}$	Repetitive peak clamping current	$V_{IS} = 0 \text{ V}$	-	15	A
$E_{DSM}$	Non-repetitive clamping energy	$T_{mb} \leq 25 \text{ }^\circ\text{C}; I_{DM} = 15 \text{ A};$ $V_{DD} \leq 20 \text{ V};$ inductive load	-	200	mJ
$E_{DRM}$	Repetitive clamping energy	$T_{mb} \leq 95 \text{ }^\circ\text{C}; I_{DM} = 4 \text{ A};$ $V_{DD} \leq 20 \text{ V}; f = 250 \text{ Hz}$	-	20	mJ

**ESD LIMITING VALUE**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_C$	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}; R = 1.5 \text{ k}\Omega$	-	2	kV

1 Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

2 A higher  $T_j$  is allowed as an overload condition but at the threshold  $T_{j(OT)}$  the over temperature trip operates to protect the switch.

3 The input voltage for which the overload protection circuits are functional.

4 The device is able to self-protect against a short circuit load providing the drain-source supply voltage does not exceed  $V_{DDP(P)}$  maximum. For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

PowerMOS transistor  
Logic level TOPFET

BUK100-50GL

## THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
	<b>Thermal resistance</b>					
$R_{thj-mb}$	Junction to mounting base	-	-	2.5	3.1	K/W
$R_{thj-a}$	Junction to ambient	in free air	-	60	-	K/W

## STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_D = 10\text{ mA}$	50	-	-	V
$V_{(CL)DSS}$	Drain-source clamping voltage	$V_{IS} = 0\text{ V}; I_{DM} = 2\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	-	70	V
$I_{DSS}$	Zero input voltage drain current	$V_{DS} = 12\text{ V}; V_{IS} = 0\text{ V}$	-	0.5	10	$\mu\text{A}$
$I_{DSS}$	Zero input voltage drain current	$V_{DS} = 50\text{ V}; V_{IS} = 0\text{ V}$	-	1	20	$\mu\text{A}$
$I_{DSS}$	Zero input voltage drain current	$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}; T_j = 125\text{ }^{\circ}\text{C}$	-	10	100	$\mu\text{A}$
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{IS} = 5\text{ V}; I_{DM} = 7.5\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	-	85	125	$\text{m}\Omega$

## OVERLOAD PROTECTION CHARACTERISTICS

TOPFET switches off when one of the overload thresholds is reached. It remains latched off until reset by the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$	<b>Short circuit load protection<sup>1</sup></b> Overload threshold energy Response time	$T_{mb} = 25\text{ }^{\circ}\text{C}; L \leq 10\text{ }\mu\text{H}$	-	0.2	-	J
$t_{dsc}$		$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$ $V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	0.8	-	ms
$T_j(TO)$	<b>Over temperature protection</b> Threshold junction temperature	$V_{IS} = 5\text{ V}; \text{from } I_D \geq 1\text{ A}^2$	150	-	-	$^{\circ}\text{C}$

## INPUT CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified. The supply for the logic and overload protection is taken from the input.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	Input threshold voltage	$V_{DS} = 5\text{ V}; I_D = 1\text{ mA}$	1.0	1.5	2.0	V
$I_{IS}$	Input supply current	$V_{IS} = 5\text{ V}; \text{normal operation}$	-	0.2	0.35	mA
$V_{ISR}$	Protection reset voltage <sup>3</sup>		2.0	2.6	3.5	V
$V_{ISR}$	Protection reset voltage	$T_j = 150\text{ }^{\circ}\text{C}$	1.0	-	-	
$I_{ISL}$	Input supply current	$V_{IS} = 5\text{ V}; \text{protection latched}$	0.5	1.2	2.0	mA
$V_{(BR)IS}$	Input clamp voltage	$I_I = 10\text{ mA}$	6	-	-	V
$R_{IG}$	Input series resistance	to gate of power MOSFET	-	4	-	$\text{k}\Omega$

1 The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for  $P_{DSM}$ , which is always the case when  $V_{DS}$  is less than  $V_{DSM}$  maximum. Refer to OVERLOAD PROTECTION LIMITING VALUES.

2 The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum  $I_D$  ensures this condition.

3 The input voltage below which the overload protection circuits will be reset.

PowerMOS transistor  
Logic level TOPFET

BUK100-50GL

## TRANSFER CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 10\text{ V}; I_{DM} = 7.5\text{ A}; t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.01$	5	9	-	S
$I_{D(SC)}$	Drain current <sup>1</sup>	$V_{DS} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	25	-	A

## SWITCHING CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ .  $R_L = 50\text{ }\Omega$ . Refer to waveform figures and test circuits.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	1.5	-	$\mu\text{s}$
$t_r$	Rise time	resistive load $R_L = 4\text{ }\Omega$	-	8	-	$\mu\text{s}$
$t_{d\ off}$	Turn-off delay time	$V_{DD} = 13\text{ V}; V_{IS} = 0\text{ V}$	-	6	-	$\mu\text{s}$
$t_f$	Fall time	resistive load $R_L = 4\text{ }\Omega$	-	4.5	-	$\mu\text{s}$
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 13\text{ V}; V_{IS} = 5\text{ V}$	-	1.5	-	$\mu\text{s}$
$t_r$	Rise time	inductive load $I_{DM} = 3\text{ A}$	-	1	-	$\mu\text{s}$
$t_{d\ off}$	Turn-off delay time	$V_{DD} = 13\text{ V}; V_{IS} = 0\text{ V}$	-	10	-	$\mu\text{s}$
$t_f$	Fall time	inductive load $I_{DM} = 3\text{ A}$	-	0.5	-	$\mu\text{s}$

## REVERSE DIODE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_S$	Continuous forward current	$T_{mb} \leq 25\text{ }^{\circ}\text{C}; V_{IS} = 0\text{ V}$	-	13.5	A

## REVERSE DIODE CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{SDS}$	Forward voltage	$I_S = 15\text{ A}; V_{IS} = 0\text{ V}; t_p = 300\text{ }\mu\text{s}$	-	1.0	1.5	V
$t_{rr}$	Reverse recovery time	not applicable <sup>2</sup>	-	-	-	-







## ENVELOPE CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

<sup>1</sup> During overload before short circuit load protection operates.<sup>2</sup> The reverse diode of this type is not intended for applications requiring fast reverse recovery.

PowerMOS transistor  
Logic level TOPFET

BUK100-50GL



PowerMOS transistor  
Logic level TOPFET

BUK100-50GL




Fig.8. Typical on-state resistance,  $T_J = 25^\circ\text{C}$ .  
 $R_{DS(ON)} = f(I_D)$ ; parameter  $V_{IS}$ ;  $t_p = 250 \mu\text{s}$




Fig.11. Normalised drain-source on-state resistance.  
 $a = R_{DS(ON)} / R_{DS(ON)}(25^\circ\text{C}) = f(T_J)$ ;  $I_D = 13 \text{ A}$ ;  $V_{IS} = 5 \text{ V}$




Fig.9. Typical transfer characteristics,  $T_J = 25^\circ\text{C}$ .  
 $I_D = f(V_{IS})$ ; conditions:  $V_{DS} = 10 \text{ V}$ ;  $t_p = 250 \mu\text{s}$




Fig.12. Typical overload protection characteristics.  
 $t_{dsc} = f(P_{DS})$ ; conditions:  $V_{IS} \geq 4 \text{ V}$ ;  $T_J = 25^\circ\text{C}$ .




Fig.10. Typical transconductance,  $T_J = 25^\circ\text{C}$ .  
 $g_{fs} = f(I_D)$ ; conditions:  $V_{DS} = 10 \text{ V}$ ;  $t_p = 250 \mu\text{s}$




Fig.13. Normalised limiting overload dissipation.  
 $P_{DSM}\% = 100 \cdot P_{DSM} / P_{DSM}(25^\circ\text{C}) = f(T_{mb})$

**PowerMOS transistor  
Logic level TOPFET**

**BUK100-50GL**




Fig. 14. Typical overload protection characteristics. Conditions:  $V_{DD} = 13 \text{ V}$ ;  $V_{IS} = 5 \text{ V}$ ; SC load =  $30 \text{ m}\Omega$




Fig. 17. Typical DC input characteristics.  $I_{IS} = f(V_{IS})$ ; normal operation, parameter:  $T_j$




Fig. 15. Typical clamping characteristics,  $25 \text{ }^\circ\text{C}$ .  $I_D = f(V_{DS})$ ; conditions:  $V_{IS} = 0 \text{ V}$ ;  $t_p \leq 50 \mu\text{s}$




Fig. 18. Typical DC input characteristics,  $T_j = 25 \text{ }^\circ\text{C}$ .  $I_{ISL} = f(V_{IS})$ ; overload protection operated  $\Rightarrow I_D = 0 \text{ A}$




Fig. 16. Input threshold voltage.  $V_{IS(TO)} = f(T_j)$ ; conditions:  $I_D = 1 \text{ mA}$ ;  $V_{DS} = 5 \text{ V}$










Fig. 19. Typical reverse diode current,  $T_j = 25 \text{ }^\circ\text{C}$ .  $I_S = f(V_{SDS})$ ; conditions:  $V_{IS} = 0 \text{ V}$ ;  $t_p = 250 \mu\text{s}$

**PowerMOS transistor  
Logic level TOPFET**

**BUK100-50GL**





PowerMOS transistor  
Logic level TOPFET

BUK100-50GL

