

Data sheet acquired from Harris Semiconductor SCHS045C – Revised October 2003

### CMOS Multifunction Expandable 8-Input Gate

High-Voltage Types (20-Volt Rating)

© CD4048B is an 8-input gate having four control inputs. Three binary control inputs — Ka, Kb, and Kc — provide the implementation of eight different logic functions. These functions are OR, NOR, AND, NAND, OR/AND, OR/NAND, AND/OR and AND/NOR.

A fourth control input, Kd, provides the user with a 3-state output. When control input Kd is high, the output is either a logic 1 or a logic 0 depending on the inner states. When control input Kd is low, the output is an open circuit. This feature enables the user to connect this device to a common bus line.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)

POWER DISSIPATION PER PACKAGE (PD):

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

LEAD TEMPERATURE (DURING SOLDERING):

In addition to the eight input lines, an EXPAND input is provided that permits the user to increase the number of inputs into a CD4048B (see Fig. 2). For example, two CD4048Bs can be cascaded to provide a 16-input multifunction gate. When the EXPAND input is not used, it should be connected to VSS.

The CD4048B-series types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

# | BINARY CONTROL INPUTS | FUNCTION CONTROL | STATE | STATE | CONTROL | STATE | S

### Features:

- Three-state output
- Many logic functions available in one package
- Standardized, symmetrical output characteristics

CD4048B Types

- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V (full package-temperature range), 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) = 1 V at V<sub>DD</sub>=5 V, 2 V at V<sub>DD</sub> = 10 V, 2.5 V at V<sub>DD</sub>=15 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

## A B C C D C D C C D C C D C C D C

Voltages referenced to V<sub>SS</sub> Terminal) ......-0.5V to +20V

OPERATING-TEMPERATURE RANGE (TA).....-55°C to +125°C

STORAGE TEMPERATURE RANGE (T<sub>stg</sub>).....-65°C to +150°C

INPUT VOLTAGE RANGE, ALL INPUTS .....-0.5V to V<sub>DD</sub> +0.5V DC INPUT CURRENT, ANY ONE INPUT .....±10mA

### Fig. 1 — Basic logic configurations.

### Applications:

- Selection of up to 8 logic functions
- Digital control of logic
- General-purpose gating logic
  - Decoding
  - Encoding

### 

TERMINAL ASSIGNMENT

### RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

OHA DA OTERIOTIO	LIM		
CHARACTERISTIC	MIN.	MAX.	UNITS
Supply-Voltage Range (For T <sub>A</sub> = Full Package Temperature Range)	3	18	٧





Fig. 2 - Logic diagram.



 ${\it Fig.~3-Actual-circuit~logic~configurations.}$ 




Fig. 4-12-input OR/AND gate.

Fig. 5 - 16-input NOR gate.




Fig. 6 — Typical output low (sink) current characteristics.




Fig. 7 — Minimum output low (sink) current characteristics.




Fig. 8 — Typical output high (source) current characteristics.




Fig. 9 — Minimum output high (source) current characteristics.

### CD4048B Types

### STATIC ELECTRICAL CHARACTERISTICS

			_								1
CHARACTER-	CONI	ļs	LIMITS AT INDICATED TEMPERATURES (°C)								
ISTIC	V <sub>O</sub>	VIN	VDD					[	UNITS		
	(v)	(V)	(V)	55	40	+85	+125	Min.	Тур.	Max.	
Quiescent Device	-	0,5	5	0.25	0.25	7.5	7.5	_	0.01	0.25	
Current,		0,10	10	0.5	0.5	15	- 15	-	0.01	0.5	
IDD Max.		0,15	15	1	1	30	30	-	0,01	1	μΑ
	_	0,20	20	5	5	150	150	-	0.02	5	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	·	
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	_	1
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_	]
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	1	· –	mA
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
Current, IOH Min.	9.5	0,10	10	~1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	
тон жит.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	
Output Voltage:		0,5	5		0	.05		_	0	0.05	
Low-Level, VOL Max.	-	0,10	10		0	.05		_	0	0.05	
VUL Max.	-	0,15	15		0	.05		÷	0	0.05	
Output Voltage:	-	0,5	5	4.95			4.95	5	-	*	
High-Level,	- "	0,10	10		9	95		9.95	10		
VOH Min.		0,15	15		14	.95		14.95	15	-	
Input Low	0.5,4.5	_	5		1	.5		-	_	1.5	
Voltage,	1,9		10			3			_	3	
VIL Max.	1.5,13.5	_	15			4		-		4	
Input High	0.5,4.5	_	5		. 3	.5		3.5	<u> </u>	_	V
Voltage,	1,9		10			7		7	_	_	
VIH Min.	1.5,13.5	-	15		1	1		11		_	
Input Current IJN Max.		0,18	18	±0,1	±0.1	±1	±1	-	±10 <sup>-5</sup>	±0.1	μΑ
3-State Output Current, IOUT	0,18	0,18	18	±0.4	±0.4	±12	±12	<b>-</b>	±10 <sup>-4</sup>	±0.4	μΑ




Fig. 10 -- Typical propagation delay time (logic inputs to output) as a function of load capacitance.




Fig. 11 - Typical transition time vs. load capacitance.

### **IMPLEMENTATION OF EXPAND INPUT FOR 9 OR MORE INPUTS**

OUTPUT FUNCTION	FUNCTION NEEDED AT EXPAND INPUT	OUTPUT BOOLEAN EXPRESSION
NOR	OR	J=(A+B+C+D+E+F+G+H)+(EXP)
OR	OR	J=(A+B+C+D+E+F+G+H)+(EXP)
AND	NAND	J=(ABCDEFGH)·(EXP)
NAND	NAND	J=(ABCDEFGH)·(EXP)
OR/AND	NOR	J=(A+B+C+D) (E+F+G+H) (EXP)
OR/NAND	NOR	J=(A+B+C+D)·(E+F+G+H)·(EXP)
AND/NOR	AND	J=(ABCD)+(EFGH)+(EXP)
AND/OR	AND	J=(ABCD)+(EFGH)+(EXP)

Note: (EXP) designates the EXPAND function (i.e.,  $x_1+x_2+\ldots x_N$ ).

### NOTE: Refer to FUNCTION TRUTH TABLE for connection of unused inputs.




Fig. 12 — Typical power dissipation as a function of input frequency.

### CD4048B Types

DYNAMIC CHARACTERISTICS at TA=25°C, CL=50 pF, Input t<sub>r</sub>,t<sub>f</sub>=20 ns, RL=200 k $\Omega$  unless otherwise specified

	TEST CONDI	TIONS	LIM	LIMITS		
CHARACTERISTIC		V <sub>DD</sub>	All Package Types		UNITS	
		V	Тур.	Max.		
Propagation Delay: tpHL,tpLH		5	300	600		
Inputs to Output and		10	150	300		
Ka to Output		15	120	240		
Kb to Output		5	225	450		
		10	85	170		
		15.	55	110		
Kc to Output		5	140	280		
		10	50	100		
		15	40	80		
Expand Input to Output		5	190	380	ns	
	<u> </u>	10	90	180		
		15	65	130		
3-State Propagation Delay:		5	80	160		
Kd to Output tpHZ,tpLZ	R <sub>L</sub> =1 kΩ	10	35	70		
<sup>t</sup> PZH, <sup>t</sup> PZL	See Fig.21	15	25	50		
Transition Time: tTHL,tTLH		5	100	200	•	
11190 11911	!	10	50	100		
		15	40	80		
Input Capacitance: C <sub> </sub>	Any inp	ut	5	7	pF	
3-State Output Capacitance		:	5	10	pr	




Fig. 13 – Dynamic power dissipation test circuit.

### **FUNCTION TRUTH TABLE**

OUTPUT FUNCTION	BOOLEAN EXPRESSION	Ka	Кb	Kc	UNUSED		
NOR	J≈A+B+C+D+E+F+G+H	0	0	0	V <sub>SS</sub>		
OR	J=A+B+C+D+E+F+G+H	0	0	1	VSS		
OR/AND	J=(A+B+C+D)•(E+F+G+H)	0	1	0	V <sub>SS</sub>		
OR/NAND	J=(A+B+C+D)·(E+F+G+H)	0	1	1	V <sub>SS</sub>		
AND	J=ABCDEFGH	1	0	0	V <sub>DD</sub>		
NAND	J=ABCDEFGH	1	0	1	V <sub>DD</sub>		
AND/NOR	J=ABCD+EFGH	1	1	0	V <sub>DD</sub>		
AND/OR	J=ABCD+EFGH	1	1	1	V <sub>DD</sub>		
K <sub>d</sub> =1 Normal Inverter Action							
K <sub>d</sub> =0 High Impedance Output							

EXPAND Input=0

\* See Figs. 1,2,3,4, and 5.

### TEST CIRCUITS - STATIC MEASUREMENTS




Fig. 14 — Quiescent device current test circuit.

Fig. 15 — Input voltage test circuit.

Fig. 16 - Input current test circuit.

### **TEST CIRCUITS - DYNAMIC MEASUREMENTS**




Fig. 17 — Test circuit for t<sub>PHL</sub>, t<sub>THL</sub>, end t<sub>TLH</sub> (AND) measurements.

Fig. 18 — Waveforms for  $t_{PHL}$  and  $t_{PHL}$  (AND).

Fig. 19 — Waveforms for  $t_{THL}$  and  $t_{TLH}$  (AND).




Fig. 20 — Test circuit for  $t_{PZL}$ ,  $t_{PZH}$ ,  $t_{PLZ}$ , and  $t_{PHZ}$  (AND).





Fig. 21 — Waveforms for  $t_{PZL}$ ,  $t_{PZH}$ ,  $t_{PLZ}$ , and  $t_{PHZ}$  (AND).



Dimensions and pad layout for CD4048BH.

Dimensions in parantheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3})$  inch).

### PACKAGE OPTION ADDENDUM



v.ti.com 9-Aug-2005

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
CD4048BE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD4048BF3A	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
CD4048BM	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4048BM96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4048BM96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4048BME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4048BMT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4048BMTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4048BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4048BNSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4048BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4048BPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4048BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4048BPWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited



### **PACKAGE OPTION ADDENDUM**

9-Aug-2005

information may not be available for release.
In no event shall Tl's liability arising out of such information exceed the total purchase price of the Tl part(s) at issue in this document sold by Tl to Customer on an annual basis.

### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

### N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



### D (R-PDSO-G16)

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.



### **MECHANICAL DATA**

### NS (R-PDSO-G\*\*)

### 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### PW (R-PDSO-G\*\*)

### 14 PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated