

HEF4013B

Dual D-type flip-flop

Rev. 06 — 27 October 2009

Product data sheet

1. General description

The HEF4013B is a dual D-type flip-flop that features independent set-direct input (SD), clear-direct input (CD), clock input (CP) and outputs (Q, \overline{Q}). Data is accepted when CP is LOW and is transferred to the output on the positive-going edge of the clock. The active HIGH asynchronous CD and SD inputs are independent and override the D or CP inputs. The outputs are buffered for best system performance. The clock input's Schmitt-trigger action makes the circuit highly tolerant of slower clock rise and fall times.

It operates over a recommended V_{DD} power supply range of 3 V to 15 V referenced to V_{SS} (usually ground). Unused inputs must be connected to V_{DD} , V_{SS} , or another input. The device is suitable for use over both the industrial (-40°C to $+85^{\circ}\text{C}$) and automotive (-40°C to $+125^{\circ}\text{C}$) temperature ranges.

2. Features

- Tolerant of slow clock rise and fall times
- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- Operates across the automotive temperature range from -40°C to $+125^{\circ}\text{C}$
- Complies with JEDEC standard JESD 13-B

3. Applications

- Automotive and industrial
- Counters and dividers
- Registers
- Toggle flip-flops

4. Ordering information

Table 1. Ordering information

All types operate from -40°C to $+125^{\circ}\text{C}$

Type number	Package		
	Name	Description	Version
HEF4013BP	DIP14	plastic dual in-line package; 14 leads (300 mil)	SOT27-1
HEF4013BT	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1
HEF4013BTT	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1

5. Functional diagram




Fig 1. Functional diagram




Fig 2. Logic diagram (one flip-flop)

6. Pinning information

6.1 Pinning




Fig 3. Pin configuration

6.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
1Q, 2Q	1, 13	true output
1Q, 2Q-bar	2, 12	complement output
1CP, 2CP	3, 11	clock input (LOW to HIGH edge-triggered)
1CD, 2CD	4, 10	asynchronous clear-direct input (active HIGH)
1D, 2D	5, 9	data input
1SD, 2SD	6, 8	asynchronous set-direct input (active HIGH)
V_{SS}	7	ground (0 V)
V_{DD}	14	supply voltage

7. Functional description

Table 3. Function table^[1]

Control			Input	Output	
nSD	nCD	nCP	nD	nQ	nQ-bar
H	L	X	X	H	L
L	H	X	X	L	H
H	H	X	X	H	H
L	L	↑	L	L	H
L	L	↑	H	H	L

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; ↑ = LOW-to-HIGH clock transition.

8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to $V_{SS} = 0$ V (ground).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DD}	supply voltage		-0.5	+18	V
I_{IK}	input clamping current	$V_I < -0.5$ V or $V_I > V_{DD} + 0.5$ V	-	± 10	mA
V_I	input voltage		-0.5	$V_{DD} + 0.5$	V
I_{OK}	output clamping current	$V_O < -0.5$ V or $V_O > V_{DD} + 0.5$ V	-	± 10	mA
$I_{I/O}$	input/output current		-	± 10	mA
I_{DD}	supply current		-	50	mA
T_{stg}	storage temperature		-65	+150	°C
T_{amb}	ambient temperature		-40	+125	°C
P_{tot}	total power dissipation	$T_{amb} = -40$ °C to +125 °C			
		DIP14	[1]	-	750 mW
		SO14	[2]	-	500 mW
		TSSOP14	[3]	-	500 mW
P	power dissipation	per output	-	100	mW

[1] For DIP14 packages: above $T_{amb} = 70$ °C, P_{tot} derates linearly with 12 mW/K.

[2] For SO14 packages: above $T_{amb} = 70$ °C, P_{tot} derates linearly with 8 mW/K.

[3] For TSSOP14 packages: above $T_{amb} = 60$ °C, P_{tot} derates linearly with 5.5 mW/K.

9. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DD}	supply voltage		3	15	V
V_I	input voltage		0	V_{DD}	V
T_{amb}	ambient temperature		-40	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{DD} = 5$ V	-	3.75	μs/V
		$V_{DD} = 10$ V	-	0.5	μs/V
		$V_{DD} = 15$ V	-	0.08	μs/V

10. Static characteristics

Table 6. Static characteristics $V_{SS} = 0 \text{ V}$; $V_I = V_{SS}$ or V_{DD} ; unless otherwise specified.

Symbol	Parameter	Conditions	V_{DD}	$T_{amb} = -40^\circ\text{C}$		$T_{amb} = +25^\circ\text{C}$		$T_{amb} = +85^\circ\text{C}$		$T_{amb} = +125^\circ\text{C}$		Unit
				Min	Max	Min	Max	Min	Max	Min	Max	
V_{IH}	HIGH-level input voltage	$ I_{ol} < 1 \mu\text{A}$	5 V	3.5	-	3.5	-	3.5	-	3.5	-	V
			10 V	7.0	-	7.0	-	7.0	-	7.0	-	V
			15 V	11.0	-	11.0	-	11.0	-	11.0	-	V
V_{IL}	LOW-level input voltage	$ I_{ol} < 1 \mu\text{A}$	5 V	-	1.5	-	1.5	-	1.5	-	1.5	V
			10 V	-	3.0	-	3.0	-	3.0	-	3.0	V
			15 V	-	4.0	-	4.0	-	4.0	-	4.0	V
V_{OH}	HIGH-level output voltage	$ I_{ol} < 1 \mu\text{A}$	5 V	4.95	-	4.95	-	4.95	-	4.95	-	V
			10 V	9.95	-	9.95	-	9.95	-	9.95	-	V
			15 V	14.95	-	14.95	-	14.95	-	14.95	-	V
V_{OL}	LOW-level output voltage	$ I_{ol} < 1 \mu\text{A}$	5 V	-	0.05	-	0.05	-	0.05	-	0.05	V
			10 V	-	0.05	-	0.05	-	0.05	-	0.05	V
			15 V	-	0.05	-	0.05	-	0.05	-	0.05	V
I_{OH}	HIGH-level output current	$V_O = 2.5 \text{ V}$	5 V	-1.7	-	-1.4	-	-1.1	-	-1.1	-	mA
		$V_O = 4.6 \text{ V}$	5 V	-0.64	-	-0.5	-	-0.36	-	-0.36	-	mA
		$V_O = 9.5 \text{ V}$	10 V	-1.6	-	-1.3	-	-0.9	-	-0.9	-	mA
		$V_O = 13.5 \text{ V}$	15 V	-4.2	-	-3.4	-	-2.4	-	-2.4	-	mA
I_{OL}	LOW-level output current	$V_O = 0.4 \text{ V}$	5 V	0.64	-	0.5	-	0.36	-	0.36	-	mA
		$V_O = 0.5 \text{ V}$	10 V	1.6	-	1.3	-	0.9	-	0.9	-	mA
		$V_O = 1.5 \text{ V}$	15 V	4.2	-	3.4	-	2.4	-	2.4	-	mA
I_I	input leakage current		15 V	-	± 0.1	-	± 0.1	-	± 1.0	-	± 1.0	μA
I_{DD}	supply current	all valid input combinations; $ I_{ol} = 0 \text{ A}$	5 V	-	1.0	-	1.0	-	30	-	30	μA
			10 V	-	2.0	-	2.0	-	60	-	60	μA
			15 V	-	4.0	-	4.0	-	120	-	120	μA
C_I	input capacitance		-	-	-	-	7.5	-	-	-	-	pF

11. Dynamic characteristics

Table 7. Dynamic characteristics $T_{amb} = 25^\circ C$; unless otherwise specified. For test circuit see [Figure 6](#).

Symbol	Parameter	Conditions	V _{DD}	Extrapolation formula	Min	Typ	Max	Unit
t _{PHL}	HIGH to LOW propagation delay	nCP to nQ, n \bar{Q} ; see Figure 4	5 V	[1] $83 + 0.55 \times C_L$	-	110	220	ns
			10 V	$34 + 0.23 \times C_L$	-	45	90	ns
			15 V	$22 + 0.16 \times C_L$	-	30	60	ns
		nSD to n \bar{Q}	5 V	[1] $73 + 0.55 \times C_L$	-	100	200	ns
			10 V	$29 + 0.23 \times C_L$	-	40	80	ns
			15 V	$22 + 0.16 \times C_L$	-	30	60	ns
		nCD to nQ	5 V	[1] $73 + 0.55 \times C_L$	-	100	200	ns
			10 V	$29 + 0.23 \times C_L$	-	40	80	ns
			15 V	$22 + 0.16 \times C_L$	-	30	60	ns
t _{PLH}	LOW to HIGH propagation delay	nCP to nQ, n \bar{Q} ; see Figure 4	5 V	[1] $68 + 0.55 \times C_L$	-	95	190	ns
			10 V	$29 + 0.23 \times C_L$	-	40	80	ns
			15 V	$22 + 0.16 \times C_L$	-	30	60	ns
		nSD to nQ	5 V	[1] $48 + 0.55 \times C_L$	-	75	150	ns
			10 V	$24 + 0.23 \times C_L$	-	35	70	ns
			15 V	$17 + 0.16 \times C_L$	-	25	50	ns
		nCD to n \bar{Q}	5 V	[1] $33 + 0.55 \times C_L$	-	60	120	ns
			10 V	$19 + 0.23 \times C_L$	-	30	60	ns
			15 V	$12 + 0.16 \times C_L$	-	20	40	ns
t _t	transition time	see Figure 4	5 V	[1] $10 + 1.00 \times C_L$	-	60	120	ns
			10 V	$9 + 0.42 \times C_L$	-	30	60	ns
			15 V	$6 + 0.28 \times C_L$	-	20	40	ns
t _{su}	set-up time	nD to nCP; see Figure 4	5 V		40	20	-	ns
			10 V		25	10	-	ns
			15 V		15	5	-	ns
t _h	hold time	nD to nCP; see Figure 4	5 V		20	0	-	ns
			10 V		20	0	-	ns
			15 V		15	0	-	ns
t _w	pulse width	nCP input LOW; see Figure 4	5 V		60	30	-	ns
			10 V		30	15	-	ns
			15 V		20	10	-	ns
		nSD input HIGH; see Figure 5	5 V		50	25	-	ns
			10 V		24	12	-	ns
			15 V		20	10	-	ns
		nCD input HIGH; see Figure 5	5 V		50	25	-	ns
			10 V		24	12	-	ns
			15 V		20	10	-	ns

Table 7. Dynamic characteristics ...continued $T_{amb} = 25^\circ C$; unless otherwise specified. For test circuit see [Figure 6](#).


Symbol	Parameter	Conditions	V _{DD}	Extrapolation formula	Min	Typ	Max	Unit
t _{rec}	recovery time nSD input; see Figure 5	5 V	+15	-5	-	ns		
		10 V	15	0	-	ns		
		15 V	15	0	-	ns		
	nCD input; see Figure 5	5 V	40	25	-	ns		
		10 V	25	10	-	ns		
		15 V	25	10	-	ns		
f _{clk(max)}	maximum clock frequency see Figure 4	5 V	7	14	-	MHz		
		10 V	14	28	-	MHz		
		15 V	20	40	-	MHz		

[1] Typical values of the propagation delays and output transition times can be calculated with the extrapolation formulas. C_L is given in pF.

Table 8. Dynamic power dissipation $V_{SS} = 0 V$; $t_f = t_r \leq 20 ns$; $T_{amb} = 25^\circ C$.

Symbol	Parameter	V _{DD}	Typical formula	Where
P _D	dynamic power dissipation	5 V	$P_D = 850 \times f_i + \Sigma(f_o \times C_L) \times V_{DD}^2 \mu W$	f_i = input frequency in MHz;
		10 V	$P_D = 3600 \times f_i + \Sigma(f_o \times C_L) \times V_{DD}^2 \mu W$	f_o = output frequency in MHz;
		15 V	$P_D = 9000 \times f_i + \Sigma(f_o \times C_L) \times V_{DD}^2 \mu W$	C_L = output load capacitance in pF; $\Sigma(f_o \times C_L)$ = sum of the outputs; V_{DD} = supply voltage in V.

12. Waveforms




001aaah016

Set-up and hold times are shown as positive values but may be specified as negative values.

The shaded areas indicate when the input is permitted to change for predictable output performance.

Measurement points are given in [Table 9](#).

Fig 4. Set-up time, hold time, minimum clock pulse width, propagation delays and transition times




Recovery times are shown as positive values but may be specified as negative values.

Measurement points are given in [Table 9](#).

Fig 5. nSD, nCD recovery time and pulse width

Table 9. Measurement points

Supply voltage	Input	Output		
V_{DD} 5 V to 15 V	V_M $0.5V_{DD}$	V_M $0.5V_{DD}$	V_X $0.1V_{DD}$	V_Y $0.9V_{DD}$



Test and measurement data is given in [Table 10](#);

Definitions test circuit:

DUT = Device Under Test.

R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator.

C_L = Load capacitance including jig and probe capacitance.

Fig 6. Test circuit for measuring switching times

Table 10. Test data

Supply voltage	Input	Load
V_{DD} 5 V to 15 V	V_I V_{SS} or V_{DD}	t_r, t_f ≤ 20 ns 50 pF

13. Application information




Fig 7. N-stage shift register




Fig 8. Binary ripple up-counter; divide-by- 2^n




Fig 9. Modified ring counter; divide-by-(n + 1)

14. Package outline

DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1




Fig 10. Package outline SOT27-1 (DIP14)

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1




Fig 11. Package outline SOT108-1 (SO14)

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1




Fig 12. Package outline SOT402-1 (TSSOP14)

15. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
HEF4013B_6	20091027	Product data sheet	-	HEF4013B_5
Modifications:		• Table 5 "Recommended operating conditions"	Δt/ΔV values updated.	
HEF4013B_5	20090619	Product data sheet	-	HEF4013B_4
HEF4013B_4	20080515	Product data sheet	-	HEF4013B_CNV_3
HEF4013B_CNV_3	19950101	Product specification	-	HEF4013B_CNV_2
HEF4013B_CNV_2	19950101	Product specification	-	-

16. Legal information

16.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

16.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

18. Contents

1	General description	1
2	Features	1
3	Applications	1
4	Ordering information	1
5	Functional diagram	2
6	Pinning information	3
6.1	Pinning	3
6.2	Pin description	3
7	Functional description	3
8	Limiting values	4
9	Recommended operating conditions	4
10	Static characteristics	5
11	Dynamic characteristics	6
12	Waveforms	7
13	Application information	9
14	Package outline	10
15	Revision history	13
16	Legal information	14
16.1	Data sheet status	14
16.2	Definitions	14
16.3	Disclaimers	14
16.4	Trademarks	14
17	Contact information	14
18	Contents	15

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

founded by

PHILIPS

© NXP B.V. 2009.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 27 October 2009

Document identifier: HEF4013B_6