Datasheet, Version 2.0, December 1, 2009

CoolSET[®] -Q1

ICE2QR4765

Off-Line SMPS Quasi-Resonant PWM Controller with integrated 650V Startup Cell/Depletion CoolMOS[®]In DIP-8

Power Management & Supply



Never stop thinking.

| CoolSET [®] -Q1 ICE2QR4765 Revision History: | December 1, 2009 | Datasheet |
|---|--|-----------|
| Previous Version: | | |
| Page | Subjects (major changes since last revision) | |
| | | |
| | | |
| - | | |
| - | | |
| | | |
| | | |

For questions on technology, delivery and prices please contact the Infineon Technologies Offices in Germany or the Infineon Technologies Companies and Representatives worldwide: see our webpage at http://www.infineon.com

CoolMOS[®], CoolSET[®] are trademarks of Infineon Technologies AG.

Edition 2009-10-11

Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 12/1/09. All Rights Reserved.

Attention please!

The information given in this data sheet shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.




Off-Line SMPS Quasi-Resonant PWM Controller with integrated 650V Startup Cell/Depletion CoolMOS[®] In DIP-8

Product Highlights

- Active Burst Mode to reach the lowest standby power requirement <100mW@no load
- Quasi resonant operation
- Digital frequency reduction for better overall system efficiency
- Integrated 650V startup cell


Features

- 650V avalanche rugged CoolMOS[®] with built-in startup cell
- · Quasiresonant operation till very low load
- Active burst mode operation for low standby input power (< 0.1W)
- Digital frequency reduction with decreasing load for reduced switching loss
- Built-in digital soft-start
- Foldback point correction and cycle-by-cycle peak current limitation
- Maximum on time limitation
- Auto restart mode for VCC Overvoltage and Undervoltage protections
- Auto restart mode for overload protection
- Auto restart mode for overtemperature protection
- Latch-off mode for adjustable output overvoltage
 protection and transformer short-winding protection



Description

The CoolSET®-Q1 series (ICE2QRxx65) is the first generation of guasi-resonant integarted power ICs. It is optimized for off-line switch mode power supply applications such as LCD monitor, DVD R/W, DVD Combo, Blue-ray DVD, set top box, etc. Operting the MOSFET switch in quasi-resonant mode, lower EMI, higher efficiency and lower voltage stress on secondary diodes are expected for the SMPS. Based on the BiCMOS technology, the CoolSET®-Q1 series has a wide operation range (up to 25V) of IC power supply and lower power consumption. It also offers many advantages such as: a quasi-resonant operation till very low load increasing the average system efficiency compared to other conventional solutions; the Active Burst Mode operation enables an ultra-low power consumption at standby mode with small and controllable output voltage ripple.



| 1) | typ | @ | T=25°C |
|----|-----|---|--------|
|----|-----|---|--------|

²⁾ Calculated maximum input power rating at $T_a=50^{\circ}$ C, $T_i=125^{\circ}$ C and without copper area as heat sink.



Table of Contents

Page

| 1 | Pin Configuration and Functionality | 5 |
|---------|--|----|
| 1.1 | Pin Configuration with PG-DIP-8-6 | 5 |
| 1.2 | Package PG-DIP-8-6 | 5 |
| 1.3 | Pin Functionality | 5 |
| 2 | Representative Blockdiagram | 6 |
| 3 | Functional Description | |
| 3.1 | VCC Pre-Charging and Typical VCC QWaveform During Start-Up | 7 |
| 3.2 | Soft-Start | 7 |
| 3.3 | Normal Operation | 7 |
| 3.3.1 | Digital Frequency Reduction. | 7 |
| 3.3.1.1 | Up/down counter. | 8 |
| 3.3.1.2 | Zero crossing (ZC counter). | 8 |
| 3.3.1.3 | Ring suppression time | 9 |
| 3.3.1.4 | Switch on determination | 9 |
| 3.3.2 | Switch-off Determination. | 9 |
| 3.4 | Current Limitation | 9 |
| 3.4.1 | Foldback Point Correction | 9 |
| 3.5 | Active Burst Mode Operation | |
| 3.5.1 | Entering Active Burst Mode Operation | 10 |
| 3.5.2 | During Active Burst Mode Operation | |
| 3.5.3 | Leaving Active Burst Mode Operation | |
| 3.6 | Protection Functions | |
| 4 | Electrical Characteristics | 12 |
| 4.1 | Absolute Maximum Ratings | 12 |
| 4.2 | Operating Range | 12 |
| 4.3 | Characteristics | 13 |
| 4.3.1 | Supply Section | 13 |
| 4.3.2 | Internal Voltage Reference | 13 |
| 4.3.3 | PWM Section | 14 |
| 4.3.4 | Current Sense. | 14 |
| 4.3.5 | Soft Start | 14 |
| 4.3.6 | Foldback Point Correction | 14 |
| 4.3.7 | Digital Zero Crossing | 15 |
| 4.3.8 | Active Burst Mode. | 15 |
| 4.3.9 | Protection | 16 |
| 4.3.10 | CoolMOS [®] Section | 16 |
| 5 | Temperature derating curve | 17 |
| 6 | Outline Dimension | 18 |



Pin Configuration and Functionality

1 Pin Configuration and Functionality

1.1 Pin Configuration with PG-DIP-8-6

| Pin | Symbol | Function |
|------|--------|--|
| 1 | ZC | Zero Crossing |
| 2 | FB | Feedback |
| 3 | CS | Current Sense/ 650V ¹⁾ Depl. CoolMOS [®] Source |
| 4, 5 | Drain | 650V ¹⁾ Depl. CoolMOS [®] Drain |
| 6 | n.c. | Not connected |
| 7 | VCC | Controller Supply Voltage |
| 8 | GND | Controller Ground |

¹⁾ at $T_i = 110^{\circ}C$

1.2 Package PG-DIP-8-6




Figure 1Pin Configuration PG-DIP-8-6 (top view)Note: Pin 4 and 5 are shorted

IP-8- 1.3 Pin Functionality

ZC (Zero Crossing)

At this pin, the voltage from the auxiliary winding after a time delay circuit is applied. Internally, this pin is connected to the zero-crossing detector for switch-on determination. Additionally, the output overvoltage detection is realized by comparing the voltage Vzc with an internal preset threshold.

FB (Feedback)

Normally, an external capacitor is connected to this pin for a smooth voltage V_{FB} . Internally, this pin is connected to the PWM signal generator for switch-off determination (together with the current sensing signal), the digital signal processing for the frequency reduction with decreasing load during normal operation, and the Active Burst Mode controller for entering Active Burst Mode operation determination and burst ratio control during Active Burst Mode operation. Additionally, the open-loop / over-load protection is implemented by monitoring the voltage at this pin.

CS (Current Sense)

This pin is connected to the shunt resistor for the primary current sensing, externally, and the PWM signal generator for switch-off determination (together with the feedback voltage), internally. Moreover, shortwinding protection is realised by monitoring the voltage V_{cs} during on-time of the main power switch.

Drain (Drain of integrated Depl. CoolMOS®)

Drain pin is the connection to the drain of the internal Depl. $\text{CoolMOS}^{\textcircled{\text{B}}}$

VCC (Power supply)

VCC pin is the positive supply of the IC. The operating range is between V_{VCCoff} and $V_{\text{VCCOVP}}.$

GND (Ground)

This is the common ground of the controller.



CoolSET[®] - Q1 ICE2QR4765

Representative Blockdiagram






Figure 2 Representative Block diagram



Functional Description

3 Functional Description

3.1 VCC Pre-Charging and Typical VCC Voltage During Start-up

In ICE2QR4765, a startup cell is integrated into the depletion CoolMOS[®]. As shown in Figure 2, the start cell consists of a high voltage device and a controller, whereby the high voltage device is controlled by the controller. The startup cell provides a pre-charging of the VCC capacitor till VCC voltage reaches the VCC turned-on threshold V_{VCCon} and the IC begins to operate.

Once the mains input voltage is applied, a rectified voltage shows across the capacitor C_{bus} . The high voltage device provides a current to charge the VCC capacitor C_{vcc} . Before the VCC voltage reaches a certain value, the amplitude of the current through the high voltage device is only determined by its channel resistance and can be as high as several mA. After the VCC voltage is high enough, the controller controls the high voltage device so that a constant current around 1mA is provided to charge the VCC capacitor further, until the VCC voltage exceeds the turned-on threshold V_{VCCon} . As shown as the time phase I in Figure 3, the VCC voltage increase near linearly and the charging speed is independent of the mains voltage level.




Figure 3 VCC voltage at start up

The time taking for the VCC pre-charging can then be approximately calculated as:

$$t_{1} = \frac{V_{VCCon} \cdot C_{vcc}}{I_{VCCcharge2}}$$
[1]

where $I_{VCCcharge2}$ is the charging current from the startup cell which is 1.05mA, typically.

Exceeds the VCC voltage the turned-on threshold V_{VCCon} of at time t_1 , the startup cell is switched off, and the IC begins to operate with a soft-start. Due to power consumption of the IC and the fact that still no energy from the auxiliary winding to charge the VCC capacitor before the output voltage is built up, the VCC voltage drops (Phase II). Once the output voltage is high enough, the VCC capacitor receives then energy from the auxiliary winding from the time point t_2 on. The VCC then will reach a constant value depending on output load.

3.2 Soft-start

At the time t_{on} , the IC begins to operate with a soft-start. By this soft-start the switching stresses for the switch, diode and transformer are minimised. The soft-start implemented in ICE2QR4765 is a digital time-based function. The preset soft-start time is **12ms** with 4 steps. If not limited by other functions, the peak voltage on CS pin will increase step by step from 0.32V to 1V finally.




Figure 4 Maximum current sense voltage during softstart

3.3 Normal Operation

The PWM controller during normal operation consists of a digital signal processing circuit including an up/ down counter, a zero-crossing counter (ZC counter) and a comparator, and an analog circuit including a current measurement unit and a comparator. The switch-on and -off time points are each determined by the digital circuit and the analog circuit, respectively. As input information for the switch-on determination, the zero-crossing input signal and the value of the up/down counter are needed, while the feedback signal V_{FB} and the current sensing signal V_{CS} are necessary for the switch-off determination. Details about the full operation of the PWM controller in normal operation are illustrated in the following paragraphs.

3.3.1 Digital Frequency Reduction

As mentioned above, the digital signal processing circuit consists of an up/down counter, a ZC counter and a comparator. These three parts are key to implement digital frequency reduction with decreasing load. In addition, a ringing suppression time controller is implemented to avoid mistriggering by the high frequency oscillation, when the output voltage is very low under conditions such as soft start or output short circuit . Functionality of these parts is described as in the following.



Functional Description

3.3.1.1 Up/down counter

The up/down counter stores the number of the zero crossing to be ignored before the main power switch is switched on after demagnetisation of the transformer. This value is fixed according to the feedback voltage, V_{FB} , which contains information about the output power. Indeed, in a typical peak current mode control, a high output power results in a high feedback voltage, and a low output power leads to a low regulation voltage. Hence, according to V_{FB} , the value in the up/ down counter is changed to vary the power MOSFET off-time according to the output power. In the following, the variation of the up/down counter value according to the feedback voltage to the feedback voltage.

The feedback voltage V_{FB} is internally compared with three threshold voltages $V_{\text{RL}},~V_{\text{RH}}$ and $V_{\text{RM}},$ at each clock period of 48ms. The up/down counter counts then upward, keep unchanged or count downward, as shown in Table 1.

 Table 1
 Operation of the up/down counter

| V _{FB} | up/down counter action |
|--|----------------------------------|
| Always lower than V_{FBZL} | Count upwards till 7 |
| Once higher than V_{FBZL} , but always lower than V_{FBZH} | Stop counting, no value changing |
| Once higher than V_{FBZH} , but always lower than V_{FBR1} | Count downwards till 1 |
| Once higher than V_{FBR1} | Set up/down counter to 1 |

In the ICE2QR4765, the number of zero crossing is limited to 7. Therefore, the counter varies between 1 and 7, and any attempt beyond this range is ignored. When V_{FB} exceeds V_{FBR1} voltage, the up/down counter is initialised to 1, in order to allow the system to react rapidly to a sudden load increase. The up/down counter value is also initialised to 1 at the start-up, to ensure an efficient maximum load start up. Figure 5 shows some examples on how up/down counter is changed according to the feedback voltage over time.

The use of two different thresholds V_{FBZL} and V_{FBZH} to count upward or downward is to prevent frequency jittereing when the feedback voltage is close to the threshold point. However, for a stable operation, these two thresholds must not be affected by the foldback current limitation (see Section 3.4.1), which limits the V_{CS} voltage. Hence, to prevent such situation, the

threshold voltages, V_{FBZL} and V_{FBZH} , are changed internally depending on the line voltage levels.




Figure 5 Up/down counter operation

3.3.1.2 Zero crossing (ZC counter)

In the system, the voltage from the auxiliary winding is applied to the zero-crossing pin through a RC network, which provides a time delay to the voltage from the auxiliary winding. Internally, this pin is connected to a clamping network, a zero-crossing detector, an output overvoltage detector and a ringing suppression time controller.

During on-state of the power switch a negative voltage applies to the ZC pin. Through the internal clamping network, the voltage at the pin is clamped to certain level.

The ZC counter has a minimum value of 0 and maximum value of 7. After the internal MOSFET is turned off, every time when the falling voltage ramp of on ZC pin crosses the 100mV threshold, a zero crossing is detected and ZC counter will increase by 1. It is reset every time after the DRIVER output is changed to high.

The voltage v_{ZC} is also used for the output overvoltage protection. Once the voltage at this pin is higher than the threshold V_{ZCOVP} during off-time of the main switch, the IC is latched off after a fixed blanking time.

To achieve the switch-on at voltage valley, the voltage from the auxiliary winding is fed to a time delay network (the RC network consists of D_{zc} , R_{zc1} , R_{zc2} and C_{zc} as shown in typical application circuit) before it is applied to the zero-crossing detector through the ZC pin. The needed time delay to the main oscillation signal Δt should be approximately one fourth of the oscillation period (by transformer primary inductor and drain-source capacitor) minus the propagation delay from



the detected zero-crossing to the switch-on of the main switch t_{delav} , theoretically:

$$\Delta t = \frac{T_{osc}}{4} - t_{delay}$$
 [2]

This time delay should be matched by adjusting the time constant of the RC network which is calculated as:

$$\tau_{td} = C_{zc} \cdot \frac{R_{zc1} \cdot R_{zc2}}{R_{zc1} + R_{zc2}}$$
[3]

3.3.1.3 Ringing suppression time

After MOSFET is turned off, there will be some oscillation on V_{DS} , which will also appear on the voltage on ZC pin. To avoid that the MOSFET is turned on mistriggerred by such oscillations, a ringing suppression timer is implemented. The time is dependent on the voltage v_{ZC} . When the voltage v_{ZC} is lower than the threshold V_{ZCRS} , a longer preset time applies, while a shorter time is set when the voltage v_{ZC} is higher than the threshold.

3.3.1.4 Switch on determination

After the gate drive goes to low, it can not be changed to high during ring suppression time.

After ring suppression time, the gate drive can be turned on when the ZC counter value is higher or equal to up/down counter value.

However, it is also possible that the oscillation between primary inductor and drain-source capacitor damps very fast and IC can not detect enough zero crossings and ZC counter value will not be high enough to turn on the gate drive. In this case, a maximum off time is implemented. After gate drive has been remained off for the period of T_{OffMax} , the gate drive will be turned on again regardless of the counter values and V_{ZC} . This function can effectively prevent the switching frequency from going lower than 20kHz, otherwise which will cause audible noise, during start up.

3.3.2 Switch Off Determination

In the converter system, the primary current is sensed by an external shunt resistor, which is connected between low-side terminal of the main power switch and the common ground. The sensed voltage across the shunt resistor v_{CS} is applied to an internal current measurement unit, and its output voltage V_1 is compared with the regulation voltage V_{FB} . Once the voltage V_1 exceeds the voltage V_{FB} , the output flip-flop is reset. As a result, the main power switch is switched off. The relationship between the V_1 and the v_{CS} is described by:

Functional Description

To avoid mistriggering caused by the voltage spike across the shunt resistor at the turn on of the main power switch, a leading edge blanking time, t_{LEB} , is applied to the output of the comparator. In other words, once the gate drive is turned on, the minimum on time of the gate drive is the leading edge blanking time.

In addition, there is a maximum on time, t_{OnMax} , limitation implemented in the IC. Once the gate drive has been in high state longer than the maximum on time, it will be turned off to prevent the switching frequency from going too low because of long on time.

3.4 Current Limitation

There is a cycle by cycle current limitation realized by the current limit comparator to provide an overcurrent detection. The source current of the MOSFET is sensed via a sense resistor R_{CS} . By means of R_{CS} the source current is transformed to a sense voltage V_{CS} which is fed into the pin CS. If the voltage V_{CS} exceeds an internal voltage limit, adjusted according to the Mains voltage, the comparator immediately turns off the gate drive.

To prevent the Current Limitation process from distortions caused by leading edge spikes, a Leading Edge Blanking time (t_{LEB}) is integrated in the current sensing path.

A further comparator is implemented to detect dangerous current levels (V_{CSSW}) which could occur if one or more transformer windings are shorted or if the secondary diode is shorted. To avoid an accidental latch off, a spike blanking time of t_{CSSW} is integrated in the output path of the comparator .

3.4.1 Foldback Point Correction

When the main bus voltage increases, the switch on time becomes shorter and therefore the operating frequency is also increased. As a result, for a constant primary current limit, the maximum possible output power is increased, which the converter may have not been designed to support.

To avoid such a situation, the internal foldback point correction circuit varies the V_{CS} voltage limit according to the bus voltage. This means the V_{CS} will be decreased when the bus voltage increases. To keep a constant maximum input power of the converter, the



required maximum V_{CS} versus various input bus voltage can be calculated, which is shown in **Figure 6**.




Figure 6 Variation of the VCS limit voltage according to the IZC current

According to the typical application circuit, when MOSFET is turned on, a negative voltage proportional to bus voltage will be coupled to auxiliary winding. Inside CoolSET[®] -Q1, an internal circuit will clamp the voltage on ZC pin to nearly 0V. As a result, the current flowing out from ZC pin can be calculated as

$$I_{ZC} = \frac{V_{BUS}N_a}{R_{ZC1}N_P}$$
[5]

When this current is higher than I_{ZC_1} , the amount of current exceeding this threshold is used to generate an offset to decrease the maximum limit on V_{CS} . Since the ideal curve shown in **Figure 6** is a nonlinear one, a digital block in CoolSET[®]-Q1 is implemented to get a better control of maximum output power. Additional advantage to use digital circuit is the production tolerance is smaller compared to analog solutions. The typical maximum limit on V_{CS} versus the ZC current is shown in **Figure 7**.




Figure 7 V_{CS-max} versus I_{ZC}

3.5 Active Burst Mode Operation

At light load condition, the IC enters Active Burst Mode operation to minimize the power consumption. Details

Functional Description

about Active Burst Mode operation are explained in the following paragraphs.

3.5.1 Entering Active Burst Mode Operation

For determination of entering Active Burst Mode operation, three conditions apply:

- the feedback voltage is lower than the threshold of V_{FBEB}(1.25V). Accordingly, the peak current sense voltage across the shunt resistor is 0.17;
- the up/down counter is 7; and
- a certain blanking time (t_{BEB}).

Once all of these conditions are fulfilled, the Active Burst Mode flip-flop is set and the controller enters Active Burst Mode operation. This multi-condition determination for entering Active Burst Mode operation prevents mistriggering of entering Active Burst Mode operation, so that the controller enters Active Burst Mode operation only when the output power is really low during the preset blanking time.

3.5.2 During Active Burst Mode Operation

After entering the Active Burst Mode the feedback voltage rises as V_{OUT} starts to decrease due to the inactive PWM section. One comparator observes the feedback signal if the voltage level V_{BH} (3.6V) is exceeded. In that case the internal circuit is again activated by the internal bias to start with swtiching.

Turn-on of the power MOSFET is triggered by the timer. The PWM generator for Active Burst Mode operation composes of a timer with a fixed frequency of 52kHz, typically, and an analog comparator. Turn-off is resulted by comparison of the voltage signal v₁ with an internal threshold, by which the voltage across the shunt resistor V_{csB} is 0.34V, accordingly. A turn-off can also be triggered by the maximal duty ratio controller which sets the maximal duty ratio to 50%. In operation, the output flip-flop will be reset by one of these signals which come first.

If the output load is still low, the feedback signal decreases as the PWM section is operating. When feedback signal reaches the low threshold $V_{BL}(3.0V)$, the internal bias is reset again and the PWM section is disabled until next time regultaion siganl increases beyond the V_{BH} threshold. If working in Active Burst Mode the feedback signal is changing like a saw tooth between 3.0V and 3.6V shown in Figure 8.

3.5.3 Leaving Active Burst Mode Operation

The feedback voltage immediately increases if there is a high load jump. This is observed by one comparator. As the current limit is 34% during Active Burst Mode a certain load is needed so that feedback voltage can exceed V_{LB} (4.5V). After leaving active busrt mode, maximum current can now be provided to stabilize V_{O} . In addition, the up/down counter will be set to 1



immediately after leaving Active Burst Mode. This is helpful to decrease the output voltage undershoot.




Figure 8 Signals in Active Burst Mode

Functional Description

IC is reset and the main power switch is then kept off. After the VCC voltage falls below the threshold V_{VCCoff} , the startup cell is activated. The VCC capacitor is then charged up. Once the voltage exceeds the threshold V_{VCCon} , the IC begins to operate with a new soft-start.

In case of open control loop or output over load, the feedback voltage will be pulled up . After a blanking time of 24ms, the IC enters auto-restart mode. The blanking time here enables the converter to provide a high power in case the increase in V_{FB} is due to a sudden load increase. During off-time of the power switch, the voltage at the zero-crossing pin is monitored for output over-voltage detection. If the voltage is higher than the preset threshold v_{ZCOVP} , the IC is latched off after the preset blanking time.

If the junction temperature of IC exceeds 140 °C, the IC enter into autorestart mode.

If the voltage at the current sensing pin is higher than the preset threshold $v_{\rm CSSW}$ during on-time of the power switch, the IC is latched off. This is short-winding protection.

During latch-off protection mode, when the VCC voltage drops to 10.5V, the startup cell is activated and the VCC voltage is charged to 18V then the startup cell is shut down again and repeats the previous procedure.

There is also an maximum on time limitation inside ICE2QR4765. Once the gate voltage is high longer than t_{OnMAx} , it is turned off immediately.

3.6 **Protection Functions**

The IC provides full protection functions. The following table summarizes these protection functions.

| Auto Restart Mode |
|-------------------|
| Auto Restart Mode |
| Auto Restart Mode |
| Auto Restart Mode |
| Latched Off Mode |
| Latched Off Mode |
| |

During operation, the VCC voltage is continuously monitored. In case of an under- or an over-voltage, the



4 Electrical Characteristics

4.1 Absolute Maximum Ratings

Note: Absolute maximum ratings are defined as ratings, which when being exceeded may lead to destruction of the integrated circuit. For the same reason make sure, that any capacitor that will be connected to pin 7 (VCC) is discharged before assembling the application circuit.

| Parameter | Symbol | Lim | it Values | Unit | Remarks |
|--|----------------------|------|-----------|------|--------------------------------|
| | | min. | max. | | |
| Drain Source Voltage | V _{DS} | - | 650 | V | T _j =110°C |
| Pulse drain current, t_p limited by T_{jmax} | I _{D_Puls1} | - | 1.67 | А | T _j =125°C |
| Avalanche energy, repetitive t_{AR} limited by max. T_j =150°C ¹⁾ | E _{AR1} | - | 0.01 | mJ | |
| Avalanche current, repetitive t_{AR} limited by max. T_j =150°C | I _{AR1} | - | 0.5 | A | |
| VCC Supply Voltage | V _{VCC} | -0.3 | 27 | V | |
| FB Voltage | V _{FB} | -0.3 | 5.0 | V | |
| ZC Voltage | V _{zc} | -0.3 | 5.0 | V | |
| CS Voltage | V _{CS} | -0.3 | 5.0 | V | |
| Maximum current out from ZC pin | I _{ZCMAX} | 3 | - | mA | |
| Junction Temperature | Tj | -40 | 125 | °C | Controller & CoolMOS® |
| Storage Temperature | Ts | -55 | 150 | °C | |
| Thermal Resistance Junction -Ambient | R _{thJA} | - | 90 | K/W | |
| ESD Capability (incl. Drain Pin) | V _{ESD} | - | 2 | kV | Human body model ²⁾ |

¹⁾ Repetitive avalanche causes additional power losses that can be calculated as $P_{AV} = E_{AR} * f$

²⁾ According to EIA/JESD22-A114-B (discharging a 100pF capacitor through a $1.5k\Omega$ series resistor)

4.2 Operating Range

Note: Within the operating range the IC operates as described in the functional description.

| Parameter | Symbol | Limit Values | | Unit | Remarks |
|--------------------|------------------|---------------------|---------------------|------|---------|
| | | min. | max. | | |
| VCC Supply Voltage | V _{VCC} | V _{VCCoff} | V _{VCCOVP} | V | |

Note: All voltages are measured with respect to ground (Pin 8). The voltage levels are valid if other ratings are not violated.



| Junction Temperature of Controller | T _{jCon} | -25 | 125 | °C | |
|--|-----------------------|-----|-----|----|--|
| Junction Temperature of CoolMOS [®] | T _{jCoolMOS} | -25 | 150 | °C | |

4.3 Characteristics

4.3.1 Supply Section

Note: The electrical characteristics involve the spread of values within the specified supply voltage and junction temperature range T_J from – 25 °C to 125 °C. Typical values represent the median values, which are related to 25°C. If not otherwise stated, a supply voltage of V_{CC} = 18 V is assumed.

| Parameter | Symbol | | Limit Values | | | Test Condition |
|--|-------------------------|------|--------------|------|----|--|
| | | min. | typ. | max. | | |
| Start Up Current | I _{VCCstart} | - | 300 | 550 | μA | V _{VCC} =V _{VCCon} -0.2V |
| VCC Charge Current | I _{VCCcharge1} | - | 5.0 | - | mA | $V_{\rm VCC} = 0 V$ |
| | I _{VCCcharge2} | 0.8 | - | - | mA | $V_{\rm VCC}$ = 1V |
| | I _{VCCcharge3} | - | 1 | - | mA | V _{VCC} =V _{VCCon} -0.2V |
| Maximum Input Current of Startup Cell and CoolMOS [®] | I _{DrainIn} | - | - | 2 | mA | V _{VCC} =V _{VCCon} -0.2V |
| Leakage Current of Startup Cell and CoolMOS [®] | I _{DrainLeak} | - | 0.2 | 50 | μA | $V_{\text{Drain}} = 610V$ at $T_{\text{j}} = 100^{\circ}\text{C}$ |
| Supply Current in normal operation | I _{VCCNM} | - | 1.5 | 2.3 | mA | output low |
| Supply Current in Auto Restart Mode with Inactive Gate | I _{VCCAR} | - | 300 | - | μΑ | I _{FB} = 0A |
| Supply Current in Latch-off Mode | I _{VCClatch} | - | 300 | - | μA | |
| Supply Current in Burst Mode with inactive Gate | / _{VCCburst} | - | 500 | 950 | μΑ | $V_{\rm FB}$ = 2.5V, exclude the current flowing out from FB pin |
| VCC Turn-On Threshold | V _{VCCon} | 17.0 | 18.0 | 19.0 | V | |
| VCC Turn-Off Threshold | V _{VCCoff} | 9.8 | 10.5 | 11.2 | V | |
| VCC Turn-On/Off Hysteresis | V _{VCChys} | - | 7.5 | - | V | |

4.3.2 Internal Voltage Reference

| Parameter | Symbol | Limit Values | | Limit Values | | Unit | Test Condition |
|----------------------------|------------------|--------------|------|--------------|---|--|----------------|
| | | min. | typ. | max. | | | |
| Internal Reference Voltage | V _{REF} | 4.80 | 5.00 | 5.20 | V | Measured at pin FB / _{FB} =0 | |



4.3.3 PWM Section

| Parameter | Symbol | | Limit Val | ues | Unit | Test Condition |
|-------------------------------------|--------------------|------|-----------|------|------|----------------|
| | | min. | typ. | max. | | |
| Feedback Pull-Up Resistor | R _{FB} | 14 | 23 | 33 | kΩ | |
| PWM-OP Gain | G _{PWM} | 3.18 | 3.3 | - | - | |
| Offset for Voltage Ramp | V _{PWM} | 0.6 | 0.7 | - | V | |
| Maximum on time in normal operation | t _{OnMax} | 22 | 30 | 41 | μS | |

4.3.4 Current Sense

| Parameter | Symbol | | Limit Valı | Jes | Unit | Test Condition |
|--|-------------------|------|------------|------|------|-----------------------|
| | | min. | typ. | max. | | |
| Peak current limitation in normal operation | V _{CSth} | 0.97 | 1.03 | 1.09 | V | |
| Leading Edge Blanking time | t _{LEB} | 200 | 330 | 460 | ns | |
| Peak Current Limitation in Active Burst Mode | V _{CSB} | 0.29 | 0.34 | 0.39 | V | |

4.3.5 Soft Start

| Parameter | Symbol | | Limit Val | ues | Unit | Test Condition |
|--|---------------------------------|------|-----------|------|------|----------------|
| | | min. | typ. | max. | | |
| Soft-Start time | t _{ss} | 8.5 | 12 | - | ms | |
| soft-start time step | t _{ss_s} ¹⁾ | - | 3 | - | ms | |
| Internal regulation voltage at first step | V _{SS1} ¹⁾ | - | 1.76 | - | V | |
| Internal regulation voltage step at soft start | V _{SS_S} ¹⁾ | - | 0.56 | - | V | |

¹⁾ The parameter is not subjected to production test - verified by design/characterization

4.3.6 Foldback Point Correction

| Parameter Symbol L | | | Limit Valu | es | Unit | Test Condition |
|---------------------------------|--------------------|------|------------|-------|------|---|
| | | min. | typ. | max. | | |
| ZC current first step threshold | I _{ZC_FS} | 0.35 | 0.5 | 0.621 | mA | |
| ZC current last step threshold | I _{ZC_LS} | 1.3 | 1.7 | 2.2 | mA | |
| CS threshold minimum | V _{CSMF} | - | 0.66 | - | V | I _{zc} =2.2mA, V _{FB} =3.8V |



4.3.7 Digital Zero Crossing

| Parameter | Symbol | | Unit | Test Condition | | |
|---|---------------------|------|------|----------------|----|-------------------------------------|
| | | min. | typ. | max. | | |
| Zero crossing threshold voltage | V _{ZCCT} | 50 | 100 | 170 | mV | |
| Ringing suppression threshold | V _{ZCRS} | - | 0.7 | - | V | |
| Minimum ringing suppression time | t _{ZCRS1} | 1.62 | 2.5 | 4.5 | μs | $V_{ZC} > V_{ZCRS}$ |
| Maximum ringing suppression time | t _{ZCRS2} | - | 25 | - | μs | V _{ZC} < V _{ZCRS} |
| Threshold to set Up/Down Counter to one | V _{FBR1} | | 3.9 | | V | |
| Threshold for downward counting at low line | V _{FBZHL} | | 3.2 | | V | |
| Threshold for upward counting at low line | V _{FBZLL} | | 2.5 | | V | |
| Threshold for downward counting at hig line | V _{FBZHH} | | 2.9 | | V | |
| Threshold for upward counting at highline | V _{FBZLH} | | 2.3 | | V | |
| ZC current for IC switch threshold to high line | I _{ZCSH} | - | 1.3 | - | mA | |
| ZC current for IC switch threshold to low line | I _{ZCSL} | - | 0.8 | - | mA | |
| Counter time ¹⁾ | t _{COUNT} | | 48 | | ms | |
| Maximum restart time in normal operation | t _{OffMax} | 30 | 42 | 57.5 | μS | |

¹⁾ The parameter is not subjected to production test - verified by design/characterization

4.3.8 Active Burst Mode

| Parameter | Symbol | | Limit Val | ues | Unit | Test Condition |
|---|---------------------|------|-----------|------|------|----------------|
| | | min. | typ. | max. | | |
| Feedback voltage for entering Active Burst Mode | V _{FBEB} | - | 1.25 | - | V | |
| Minimum Up/down value for entering Active Burst Mode | N _{ZC_ABM} | | 7 | | | |
| Blanking time for entering Active Burst Mode | t _{BEB} | - | 24 | - | ms | |
| Feedback voltage for leaving Active Burst Mode | V _{FBLB} | - | 4.5 | - | V | |
| Feedback voltage for burst-on | V _{FBBOn} | - | 3.6 | - | V | |
| Feedback voltage for burst-off | V _{FBBOff} | | 3.0 | | V | |



| Fixed Switching Frequency in Active Burst Mode | f _{sB} | 39 | 52 | 65 | kHz | |
|---|-------------------|----|-----|----|-----|--|
| Max. Duty Cycle in Active Burst Mode | D _{maxB} | - | 0.5 | - | | |

4.3.9 Protection

| Parameter | Symbol | | Limit Val | ues | Unit | Test Condition |
|---|---------------------|------|-----------|------|------|----------------|
| | | min. | typ. | max. | | |
| VCC overvoltage threshold | V _{VCCOVP} | 24.0 | 25.0 | 26.0 | V | |
| Over Load or Open Loop Detection threshold for OLP protection at FB pin | V _{FBOLP} | | 4.5 | | V | |
| Over Load or Open Loop Protection Blanking Time | t _{OLP_B} | 20 | 30 | 44 | ms | |
| Output Overvoltage detection threshold at the ZC pin | V _{ZCOVP} | 3.55 | 3.7 | 3.84 | V | |
| Blanking time for Output Overvoltage protection | t _{ZCOVP} | | 100 | | μs | |
| Threshold for short winding protection | V _{CSSW} | 1.63 | 1.68 | 1.78 | V | |
| Blanking time for short-windding protection | t _{cssw} | - | 190 | - | ns | |
| Over temperature protection ¹⁾ | T _{jCon} | - | 140 | - | °C | |

Note: The trend of all the voltage levels in the Control Unit is the same regarding the deviation except V_{VCCOVP}

4.3.10 CoolMOS[®] Section

| Parameter | Symbol | | Limit Valu | les | Unit | Test Condition |
|--|--------------------------|------|--------------------|--------------|-----------------|---|
| | | min. | typ. | max. | | |
| Drain Source Breakdown Voltage | V _{(BR)DSS} | 650 | - | - | V | <i>T</i> _j = 110°C |
| Drain Source On-Resistance | R _{DSon1} | - | 4.7 10.0 | 5.44 12.5 | $\Omega \Omega$ | $T_{\rm j} = 25^{\circ}{\rm C}$ $T_{\rm j} = 125^{\circ}{\rm C}^{1)}$ at $I_{\rm D} = 0.5{\rm A}$ |
| Effective output capacitance, energy related | C _{o(er)} | - | 4.75 ¹⁾ | - | pF | <i>V</i> _{DS} = 0V to 480V |
| Rise Time | <i>t</i> _{rise} | - | 30 ²⁾ | - | ns | |
| Fall Time | t _{fall} | - | 30 ²⁾ | - | ns | |

¹⁾ The parameter is not subjected to production test - verified by design/characterization

²⁾ Measured in a Typical Flyback Converter Application



Typical CoolMOS[®] Performance Characteristic

5 Typical CoolMOS[®] Performance Characteristic




Figure 9 Safe Operating Area(SOA) curve for ICE2QR4765






Figure 10 Power dissipation; $P_{tot} = f(T_a)$



Typical CoolMOS[®] Performance Characteristic




Figure 11 Drain-source breakdown voltage; $V_{BR(DSS)} = f(T_j)$



Input power curve

6 Input power curve

Two input power curves gives typical input power versus ambient temperature are showed below; Vin=85~265Vac(Figure 12) and Vin=230Vac(Figure 13). The curves are derived based on a typical discontinuous mode flyback model which considers either 50% duty ratio or 115V maximum secondary to primary reflected voltage(high priority). The calculation is based on no copper area as heatsink for the device. The input power already includes power loss at input comman mode choke and bridge rectifier and the CooLMOS. The device saturation current($I_{D_{plus}}@T_j=125^{\circ}C$) is also considered. To estimate the out power of the device, it is simply multiplying the input power at a particulary ambient

To estimate the out power of the device, it is simply multiplying the input power at a particulary ambient temperature with the estimated efficiency for the application. For example, a wide range input voltage(Figure 12), operating temperature is 50 °C, estimated efficiency is 85%, the output power is 16.2W(19W*0.85).




Figure 12 Input Power curve Vin=85~265Vac;Pin= $f(T_a)$




Figure 13 Input Power curve Vin=230Vac;Pin= $f(T_a)$



Outline Dimension

7 Outline Dimension




Figure 14 PG-DIP-8-6, PG-DIP-8-9 (Pb-free lead plating Plastic Dual-in-Line Outline) Dimensions in mm

Total Quality Management

Qualität hat für uns eine umfassende Bedeutung. Wir wollen allen Ihren Ansprüchen in der bestmöglichen Weise gerecht werden. Es geht uns also nicht nur um die Produktqualität – unsere Anstrengungen gelten gleichermaßen der Lieferqualität und Logistik, dem Service und Support sowie allen sonstigen Beratungs- und Betreuungsleistungen.

Dazu gehört eine bestimmte Geisteshaltung unserer Mitarbeiter. Total Quality im Denken und Handeln gegenüber Kollegen, Lieferanten und Ihnen, unserem Kunden. Unsere Leitlinie ist jede Aufgabe mit "Null Fehlern" zu lösen – in offener Sichtweise auch über den eigenen Arbeitsplatz hinaus – und uns ständig zu verbessern.

Unternehmensweit orientieren wir uns dabei auch an "top" (Time Optimized Processes), um Ihnen durch größere Schnelligkeit den entscheidenden Wettbewerbsvorsprung zu verschaffen.

Geben Sie uns die Chance, hohe Leistung durch umfassende Qualität zu beweisen. Quality takes on an allencompassing significance at Semiconductor Group. For us it means living up to each and every one of your demands in the best possible way. So we are not only concerned with product quality. We direct our efforts equally at quality of supply and logistics, service and support, as well as all the other ways in which we advise and attend to you.

Part of this is the very special attitude of our staff. Total Quality in thought and deed, towards co-workers, suppliers and you, our customer. Our guideline is "do everything with zero defects", in an open manner that is demonstrated beyond your immediate workplace, and to constantly improve.

Throughout the corporation we also think in terms of Time Optimized Processes (top), greater speed on our part to give you that decisive competitive edge.

Give us the chance to prove the best of performance through the best of quality – you will be convinced.

Wir werden Sie überzeugen.

http://www.infineon.com