

Avalanche-Energy-Rated P-Channel Power MOSFETs

-3 A and -3.5 A, -150 V and -200 V
 $r_{DS(on)}$ = 1.5 Ω and 2.4 Ω


Features:

- Single pulse avalanche energy rated
- SOA is power-dissipation limited
- Nanosecond switching speeds
- Linear transfer characteristics
- High input impedance

The IRF9620, IRF9621, IRF9622 and IRF9623 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF-types are supplied in the JEDEC TO-220AB plastic package.

TERMINAL DIAGRAM



P-CHANNEL ENHANCEMENT MODE

TERMINAL DESIGNATION



JEDEC TO-220AB

ABSOLUTE-MAXIMUM RATINGS


CHARACTERISTIC		IRF9620	IRF9621	IRF9622	IRF9623	UNITS
Drain-Source Voltage ①	V_{DS}	-200	-150	-200	-150	V
Drain-Gate Voltage ($R_{GS} = 20 \text{ k}\Omega$) ①	V_{DGR}	-200	-150	-200	-150	V
Continuous Drain Current	$I_D @ T_C = 25^\circ\text{C}$	-3.5	-3.5	-3	-3	A
Continuous Drain Current	$I_D @ T_C = 100^\circ\text{C}$	-2	-2	-1.5	-1.5	A
Pulsed Drain Current ③	I_{DM}	-14	-14	-12	-12	A
Gate-Source Voltage	V_{GS}	± 20				V
Maximum Power Dissipation	$P_D @ T_C = 25^\circ\text{C}$	40 (See Fig. 14)				W
Linear Derating Factor		0.32 (See Fig. 14)				W/°C
Single-Pulse Avalanche Energy Rating ④	E_{as}	290				mJ
Operating Junction and Storage Temperature Range	T_J T_{stg}	-55 to +150				°C
Lead Temperature		300 (0.063 in. [1.6 mm] from case for 10 s)				°C

Rugged Power MOSFETs

IRF9620, IRF9621
IRF9622, IRF9623


ELECTRICAL CHARACTERISTICS At Case Temperature (T_c) = 25°C Unless Otherwise Specified

CHARACTERISTIC	TYPE	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
Drain-Source Breakdown Voltage BV_{DSS}	IRF9620 IRF9622	-200	—	—	V	$V_{GS} = 0$ V
	IRF9621 IRF9623	-150	—	—	V	$I_D = -250$ μ A
Gate Threshold Voltage $V_{GS(th)}$	ALL	-2.0	—	-4.0	V	$V_{DS} = V_{GS}$, $I_D = -250$ μ A
Gate-Source Leakage Forward I_{GSS}	ALL	—	—	-500	nA	$V_{GS} = -20$ V
Gate-Source Leakage Reverse I_{GSS}	ALL	—	—	500	nA	$V_{GS} = 20$ V
Zero-Gate Voltage Drain Current I_{DSS}	ALL	—	—	-250	μ A	$V_{DS} = \text{Max. Rating}$, $V_{GS} = 0$ V
		—	—	-1000	μ A	$V_{DS} = \text{Max. Rating} \times 0.8$, $V_{GS} = 0$ V, $T_c = 125^\circ$ C
On-State Drain Current $I_{D(on)}$	IRF9620 IRF9621	-3.5	—	—	A	$V_{DS} > I_{D(on)} \times r_{D(on)}$ max., $V_{GS} = -10$ V
	IRF9622 IRF9623	-3	—	—	A	
Static Drain-Source On-State Resistance $r_{D(on)}$	IRF9620 IRF9621	—	1.0	1.5	Ω	$V_{GS} = -10$ V, $I_D = 1.5$ A
	IRF9622 IRF9623	—	1.5	2.4	Ω	
Forward Transconductance g_{fs}	ALL	1	1.8	—	S(V)	$V_{DS} > I_{D(on)} \times r_{D(on)}$ max., $I_D = 1.5$ A
Input Capacitance C_{iss}	ALL	—	350	—	pF	$V_{GS} = 0$ V, $V_{DS} = -25$ V, $f = 1.0$ MHz See Fig. 10
Output Capacitance C_{oss}	ALL	—	100	—	pF	
Reverse Transfer Capacitance C_{rss}	ALL	—	30	—	pF	
Turn-On Delay Time $t_{d(on)}$	ALL	—	30	50	ns	$V_{DD} = 0.5 BV_{DSS}$, $I_D = -1.5$ A, $Z_o = 50$ Ω See Fig. 17 (MOSFET switching times are essentially independent of operating temperature.)
Rise Time t_r	ALL	—	50	100	ns	
Turn-Off Delay Time $t_{d(off)}$	ALL	—	80	120	ns	
Fall Time t_f	ALL	—	50	75	ns	
Total Gate Charge (Gate-Source Plus Gate-Drain) Q_g	ALL	—	16	22	nC	$V_{GS} = -15$ V, $I_D = -4$ A, $V_{DS} = 0.8$ Max. Rating. See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)
Gate-Source Charge Q_{gs}	ALL	—	9	13.5	nC	
Gate-Drain ("Miller") Charge Q_{gd}	ALL	—	7	10.5	nC	
Internal Drain Inductance L_D	—	—	3.5	—	nH	Measured from the contact screw on tab to center of die.
	ALL	—	4.5	—	nH	
Internal Source Inductance L_S	ALL	—	7.5	—	nH	Measured from the source lead, 6 mm (0.25 in.) from package to source bonding pad.
Junction-to-Case $R_{\theta JC}$	ALL	—	—	3.12	$^\circ$ C/W	Mounting surface flat, smooth, and greased. Typical socket mount.
Case-to-Sink $R_{\theta CS}$	ALL	—	—	1.0	$^\circ$ C/W	
Junction-to-Ambient $R_{\theta JA}$	ALL	—	—	80	$^\circ$ C/W	



SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Continuous Source Current (Body Diode) I_S	IRF9620 IRF9621	—	—	-3.5	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.
	IRF9622 IRF9623	—	—	-3	A	
Pulse Source Current (Body Diode) I_{SM}	IRF9620 IRF9621	—	—	-14	A	
	IRF9622 IRF9623	—	—	-12	A	
Diode Forward Voltage V_{SD}	IRF9620 IRF9621	—	—	-1.5	V	$T_c = 25^\circ$ C, $I_S = -3.5$ A, $V_{GS} = 0$ V
	IRF9622 IRF9623	—	—	-1.5	V	$T_c = 25^\circ$ C, $I_S = -3$ A, $V_{GS} = 0$ V
Reverse Recovery Time t_{rr}	ALL	—	300	—	ns	$T_J = 150^\circ$ C, $I_F = -3.5$ A, $dI_F/dt = 100$ A/ μ s
Reverse Recovered Charge Q_{RR}	ALL	—	1.9	—	μ C	$T_J = 150^\circ$ C, $I_F = -3.5$ A, $dI_F/dt = 100$ A/ μ s
Forward Turn-on Time t_{on}	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.				



① $T_J = 25^\circ$ C to 150° C.

② Pulse Test: Pulse width ≤ 300 μ s,
Duty Cycle $\leq 2\%$.

③ Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Fig. 5).

④ $V_{DD} = 50$ V, Starting $T_J = 25^\circ$ C, $L = 35.5$ mH,
 $R_G = 25$ Ω , Peak $I_L = 3.5$ A (See Figs. 15 & 16).




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

IRF9620, IRF9621
IRF9622, IRF9623





Fig. 6 - Typical transconductance vs. drain current.



92GS-44169

Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Power vs. temperature derating curve.




Fig. 15 - Unclamped inductive test circuit.




Fig. 16 - Unclamped inductive waveforms.




Fig. 17 - Switching time test circuit.




Fig. 18 - Gate charge test circuit.