

LTC1145/LTC1146

Low Power Digital Isolator

FEATURES

- UL Recognized (LTC1145A, LTC1146A)
 File E151738 to UL1577
- Low Input Current LTC1145: 700µA LTC1146: 70µA
- Maximum Input Frequency LTC1145: 200kHz LTC1146: 20kHz
- TTL Level Output
- Noise Filter Prevents Glitches at the Output
- Output Can Be Synchronized to an External Clock

APPLICATIONS

- Low Power Opto-Isolator Replacement
- Isolated Serial Data Interfaces
- Isolated Power MOSFET Drivers


DESCRIPTION

The LTC1145A/LTC1146A provide $2500V_{RMS}$ (1minute) or $3000V_{RMS}$ (1 second) of input to output isolation for TTL digital/CMOS signals. The LTC1145/LTC1146 are intended for less stringent applications and are rated for $500V_{RMS}$. Unlike opto-isolators, the input current is a mere 70μ A for the LTC1146 which can handle frequencies up to 20kHz. The faster LTC1145 will handle frequencies up to 200kHz while only drawing 700μ A.

The output signal is in phase with the input and swings between GND2 and V_{CC} providing a TTL/CMOS compatible signal without any pull-up resistors. An on-chip noise filter helps prevent glitches and data errors at the output, and a pin is provided for synchronizing the output signal to an external system clock.

EDN IC Innovation of the Year Winner

TYPICAL APPLICATION



GND2

10


LTC1145/46 • TA01

DOUT

DATA

OUT

LTC1145 Typical Waveforms




OS_{OUT} AND D_{OUT} LOADED WITH 15pF SCOPE PROBE



ABSOLUTE MAXIMUM RATINGS

Supply Voltage	12V
Input Voltage	
D _{IN}	11V to (GND1 – 0.3V)
OSC _{IN}	$(V_{CC} + 0.3V)$ to $(GND2 - 0.3V)$
Output Voltage	
OS _{OUT} , D _{OUT}	(V _{CC} + 0.3V) to (GND2 - 0.3V)

PACKAGE/ORDER INFORMATION



Consult factory for Industrial and Military grade parts.

ELECTRICAL CHARACTERISTICS $V_{CC} = 5V$, $T_A = 25^{\circ}C$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
LTC1145							
V _{OL}	Output Low Voltage	OS _{OUT} , D _{OUT} at 4mA	•			0.4	V
V _{OH}	Output High Voltage	OS _{OUT} , D _{OUT} at 4mA	•	3.5			V
V _{IL}	External Frequency Input Low Voltage	OSCIN	•			0.8	V
V _{IH}	External Frequency Input High Voltage	OSCIN	•	2.4			V
I _{IN}	Input Current	OSC _{IN} at 5V D _{IN} at 3V D _{IN} at 5V D _{IN} at 10V	• • •		0.45 0.70 1.85	10.0 0.65 1.30 3.20	μA mA mA mA
I _{CC}	Supply Current	OSC _{IN} = 0V	•		2	3.5	mA
t _{PLH1}	D _{IN} to OS _{OUT} , Low to High	C _L = 15pF	•		0.2	0.7	μs
t _{PHL1}	D _{IN} to OS _{OUT} , High to Low	C _L = 15pF	•		0.4	1.1	μs
t _{PLH2}	D _{IN} to D _{OUT} , Low to High	C _L = 15pF	•		0.7	1.5	μs
t _{PHL2}	D _{IN} to D _{OUT} , High to Low	C _L = 15pF	•		1.1	2	μs
SR	Input Signal Slew Rate	D _{IN}		1			V/µs
CMSR	Common-Mode Slew Rate (Note 1)	D _{IN} = GND1 Connected to V _{CM}				1000	V/µs
V _{INH}	Input High Voltage	D _{IN}	•	3			V
VINL	Input Low Voltage	D _{IN}	•			0.8	V
V _{ISO}	Isolation Voltage, LTC1145A	1 Minute (Note 2) 1 Second		2500 3000			V _{RMS} V _{RMS}



ELECTRICAL CHARACTERISTICS	V_{CC} = 5V, T _A = 25°C unless otherwise noted.
-----------------------------------	--

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
LTC1146			•	1			
V _{OL}	Output Low Voltage	OS _{OUT} , D _{OUT} at 4mA	•			0.4	V
V _{OH}	Output High Voltage	OS _{OUT} , D _{OUT} at 4mA	•	3.5			V
VIL	Input Low Voltage	D _{IN}	•			0.8	V
V _{IH}	Input High Voltage	D _{IN}	•	3			V
I _{IN}	Input Current	D _{IN} at 3V D _{IN} at 5V D _{IN} at 10V	•		40 70 225	80 120 350	μΑ μΑ μΑ
I _{CC}	Supply Current	$V_{CC} = 5V$	•		1.8	3	mA
t _{PLH1}	D _{IN} to OS _{OUT} , Low to High	C _L = 15pF	•		0.5	1.5	μs
t _{PHL1}	D _{IN} to OS _{OUT} , High to Low	C _L = 15pF	•		6	11	μs
t _{PLH2}	D _{IN} to D _{OUT} , Low to High	C _L = 15pF, C _{EXT} = 50pF	•		5	10	μs
t _{PHL2}	D _{IN} to D _{OUT} , High to Low	$C_L = 15 pF, C_{EXT} = 50 pF$	•		10	18	μs
SR	Input Signal Slew Rate	D _{IN}		1			V/µs
CMSR	Common-Mode Slew Rate (Note 1)	$D_{IN} = GND1$ Connected to V_{CM}				1000	V/µs
V _{ISO}	Isolation Voltage, LTC1146A	1 Minute (Note 2) 1 Second		2500 3000			V _{RMS} V _{RMS}

The ${\ensuremath{\bullet}}$ denotes specifications which apply over the operating temperature range.

Note 1: Pins 1 and 18 are connected together. Pins 7 through 12 are connected together.


Note 2: Value derived from 1 second test.

TYPICAL PERFORMANCE CHARACTERISTICS

0.1

0

-50 -25 0 25



OS_{OUT}) vs Temperature

50 75


TEMPERATURE (°C)

100 125

LTC1145/6 • TPC01


Output Low Voltage (D_{OUT} and

LTC1146 Input Current vs Input Voltage







TYPICAL PERFORMANCE CHARACTERISTICS










LTC1145 Input Current vs Temperature





PIN FUNCTIONS

Pin 1 (D_{IN}): Data Input

Pin 7 (NC): Not Connected

Pin 8 (LTC1145 OSC_{IN}): External Frequency Input. The signal on this pin overrides the internal oscillator frequency.

Pin 8 (LTC1146 C_{EXT}): External Capacitor. Connecting a capacitor at this pin allows the internal oscillator frequency to be slowed down.

Pin 9 (GND2): The Ground Connection of the Receiver Die.


Pin 10 (D_{OUT}): Data Output. The output signal has gone through the internal filter. The output level is TTL compatible.

Pin 11 (OS_{OUT}): One-Shot Output. The output signal that does not go through the internal filter. The output level is TTL compatible.


Pin 12 (V_{CC}): Positive Supply of the Receiver Die, $4.5V < V_{CC} < 5.5V$.

Pin 18 (GND1): The Ground Connection of the Driver Die.


SWITCHING TIME WAVEFORMS



FUNCTIONAL DIAGRAMS



FUNCTIONAL DIAGRAMS



LTC1146

OPERATION

Basic Functionality

The LTC1145/LTC1146 consist of two separate die (see Functional Diagram) and two internal 1pF capacitors which provide isolation. Die #1 contains a low power oscillator and two low power drivers. The supply current for the oscillator and drivers comes from the digital input.

When the digital input exceeds 3V, the oscillator turns on and provides a 4MHz square wave to the drivers (400kHz for the LTC1146). The drivers pass the signal through the isolation capacitors and form a differential signal at the input to the comparator (points C and D) on die #2. As soon as the comparator output changes state in either direction, the one-shot output (OS) goes high. The time constant of the one-shot is set to 2 times the oscillation period, so the one-shot output will stay high as long as the oscillation continues. When the digital input goes low, the oscillator on die #1 turns off and the one-shot output resets low.

To increase the noise immunity of the system, a filter is added to die #2. The filter is basically a binary counter clocked by either an internal free running oscillator or external oscillator. A clock detector circuit disconnects the internal oscillator from the filter and connects the external oscillator after detecting three pulses on the OSC_{IN} pin. The frequency of the internal free running oscillator on die #2 is designed to match the frequency of the gated oscillator on die #1, but the two oscillators are not synchronized. For the digital output (D_{OUT}) to go high, the filter must count four consecutive clock cycles with the one-shot output remaining high. For the digital output to go low, the filter must count four consecutive clock cycles with the one-shot output remaining low.



OPERATION




Figure 1. Block Diagram Waveforms

Noise and Glitch Immunity

As an example, assume that the digital input is low and the oscillator on die #1 is off. There is a very large fast rising common-mode signal at the ground and input pins to die #1 with respect to the ground of die #2.

Any mismatch in the internal capacitors will convert the common-mode signal into a differential glitch at the inputs to the comparator. The output of the comparator will toggle and the output of the one-shot will go high. However, the filter will only count one clock cycle before the output of the one-shot resets, so the digital output will remain low. The filter works as long as the period of the common-mode signal is greater than the one-shot period.




Figure 2. Common-Mode Rejection Test Circuit




OPERATION

Internal Capacitors

A special lead frame has been designed for the LTC1145/ LTC1146 which includes two die paddles and the isolation capacitors. Each capacitor is formed by three parallel metal fingers spaced about 20 mils apart. The capacitors' metal fingers and bonding posts replace the 5 center pins on each side of the 18-pin package. The dielectric for the capacitors is the plastic package moulding compound. The material has a high dielectric constant and a high breakdown voltage. Typically the capacitance between the input and output is in the order of 1pF. This provides sufficient isolation in even the most critical of applications and is suitable for handling high voltage with high $\Delta V/\Delta t$.


TYPICAL APPLICATIONS



Isolated RS232 Driver/Receiver




TYPICAL APPLICATIONS




300V Isolated High-Side Driver

Isolated Battery Power Temperature-to-Frequency Converter






TYPICAL APPLICATIONS



Isolated 10-Bit Data Acquisition Systems



TYPICAL APPLICATIONS



AC Line Monitor



Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of circuits as described herein will not infringe on existing patent rights.

PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.



