



BBD's for variable delay lines in audio frequency range.



- P-channel silicon gate; tetrode MOS transistors configuration
- Signal delay: 6.4 msec to 204.8 msec
- Clock frequency range: 10 ~ 200 kHz
- Signal to noise ratio: 70dB ~ 90dB (typ.)
- Low distortion



Stage		Type No.	Noise	Application
64	Dual Type	MN3003	Low Noise Types	Reverberation Effect (Signal Delay under 10 msec) Vibrato Effect *1 Chorus Effect *2 Phasor/Flanger Effect *3
128	Single Type	MN3006		
256		MN3009		
512		MN3004		Echo Effect (Signal Delay over 10 msec.)
1024	Dual Type	MN3002	Standard Types	
		MN3001		Double Voicing Effect *4
2048	Single Type	MN3010	Low Noise Types	
		MN3007		
		MN3008		Reverberation Effect (Signal Delay over 100 msec.)
4096		MN3005		


*1 Vibrato Effect: Several Hz modulation effect of the clock frequency for BBD.

*2 Chorus Effect: Mixing effect of the original signal and the attenuated delayed signal.

*3 Phasor/Flanger Effect: Effect of either the sum or difference of the original signal and the delayed signal.

*4 Double Voicing Effect: Mixing effect of the original signal and the delayed signal.

Circuit Construction		△ Preliminary											
Item	Symbol	MN3001	MN3002	MN3003	MN3004	MN3005	MN3006	MN3007	MN3008	MN3009	MN3010	Unit	
Number of BBD	Dual-512	512	Dual-64	512	4096	128	1024	2048	256	Dual-512	Stage		
Clock Generator		External	Built-in										
Operating Conditions	Output Terminal												
Clock Voltage "H"	Drain Supply Voltage	V _{DD}	-15	-9	-15	-15	-15	-15	-15	-15	-15	V	
Clock Voltage "L"	Gate Supply Voltage	V _{GG}	-14	-8	-14	-14	-14	-14	-14	-14	-14	V	
Back-Gate Bias Voltage	V _{BB}	+5										V	
Input DC Bias	V _{bias}	-3.3 ~ -4.9	-2.5 ~ -6	-5 ~ -10	-5 ~ -10	-5 ~ -10	-5 ~ -10	-5 ~ -10	-5 ~ -10	-5 ~ -10	-5 ~ -10	V	
Input Signal Frequency (f _{cp} = 40kHz, 3dB down)	f _i	12										kHz (max.)	
Input Signal Swing	V _i	1.8	0.8	1.8	1.2	1.8	1.5	1.5	1.5	1.5	1.5	Vrms(max.)	
Insertion Loss	L _i	8.5	3.5	1.5	0	0	0	0	0	0	0	dB (typ.)	
Electrical Characteristics	Total Harmonic Distortion	THD	0.4	0.5	1	0.2	0.5	0.5	0.3	0.4	0.4	% (typ.)	
Noise Level	V _N	250 (typ.)	100(typ.)	210	400	80	250	300	150	210	210	μV (max.)	
Signal to Noise Ratio	S/N	70	75	85	75	90	80	78	88	85	85	dB (typ.)	
Signal Delay Time	t _D	51.2	25.6	6.4	25.6	204.8	6.4	51.2	102.4	12.8	51.2	msec(max.)	
Package (Molded Package)						14-Pin DIP		Larger 8-Pin DIP	8-Pin DIP	14-Pin DIP			



The device specification are subject to change without prior notice.

MATSUSHITA ELECTRONICS CORPORATION SEMICONDUCTOR DIVISION

Nagaokakyo, Kyoto, Japan

Export Division: MATSUSHITA ELECTRIC TRADING CO., LTD.
 ■ Head Office: P.O.Box 288, Osaka Japan Tel: (06) 204-5111
 Telex: J6 3380 MATSUELE
 ■ Tokyo Branch: P.O.Box 18, Tokyo Japan Tel: (03) 435-4501~7
 Telex: J2 4647 MATSUELE

U.S. Sales Office: Panasonic Company, Division of Matsushita Electric Corporation of America
 One Panasonic Way, Secaucus, N.J. 07094

Tel: (201) 348-7269
 2960 Hart Drive, Franklin Park, Ill. 60131
 Tel: (312) 455-3105
 17605N Fabrica Way, Cerritos Cal. 90701
 Tel: (714) 522-3520