

SN54HC375, SN74HC375 4-BIT BISTABLE LATCHES

D2804, MARCH 1984—REVISED SEPTEMBER 1987

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

The SN54HC375 and SN74HC375 bistable latches are electrically and functionally identical to the SN54HC75 and SN74HC75, respectively. Only the arrangement of the terminals has been changed in the SN54HC375 and SN74HC375.

These latches are ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the enable (C) is high and the Q output will follow the data input as long as the enable remains high. When the enable goes low, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the enable goes high.


The SN54HC375 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74HC375 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(EACH LATCH)


INPUTS		OUTPUTS	
D	C	Q	\bar{Q}
L	H	L	H
H	H	H	L
X	L	Q_0	\bar{Q}_0

H = high level, L = low level. X = irrelevant.

SN54HC375 . . . J PACKAGE
SN74HC375 . . . D OR N PACKAGE
(TOP VIEW)




SN54HC375 . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J and N packages.

2
HCMOS Devices

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



TEXAS INSTRUMENTS
 POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1984, Texas Instruments Incorporated

2-427

SN54HC375, SN74HC375 4-BIT BISTABLE LATCHES

logic diagram (positive logic)



2

HCMS Devices

absolute maximum ratings over operating free-air temperature†

Supply voltage, V_{CC}	-0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 25 mA
Continuous current through V_{CC} or GND pins	± 50 mA
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or J package	300°C
Lead temperature 1,6 mm (1/16 in) from case for 10 s: D or N package	260°C
Storage temperature range	-65°C to 150°C

†Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54HC375			SN74HC375			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	2	5	6	2	5	6	V
V_{IH}	High-level input voltage	$V_{CC} = 2$ V	1.5		1.5			V
		$V_{CC} = 4.5$ V	3.15		3.15			
		$V_{CC} = 6$ V	4.2		4.2			
V_{IL}	Low-level input voltage	$V_{CC} = 2$ V	0	0.3	0	0.3		V
		$V_{CC} = 4.5$ V	0	0.9	0	0.9		
		$V_{CC} = 6$ V	0	1.2	0	1.2		
V_I	Input voltage	0	V_{CC}		0	V_{CC}		V
V_O	Output voltage	0	V_{CC}		0	V_{CC}		V
t_t	Input transition (rise and fall) times	$V_{CC} = 2$ V	0	1000	0	1000		ns
		$V_{CC} = 4.5$ V	0	500	0	500		
		$V_{CC} = 6$ V	0	400	0	400		
T_A	Operating free-air temperature	-55	125		-40	85		°C

SN54HC375, SN74HC375
4-BIT BISTABLE LATCHES

2
HCMS Devices

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			SN54HC375		SN74HC375		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}	V _I = V _{IH} or V _{IL} , I _{OH} = -20 μA	2 V	1.9	1.998		1.9		1.9	V	
		4.5 V	4.4	4.499		4.4		4.4		
		6 V	5.9	5.999		5.9		5.9		
	4.5 V	3.98	4.30		3.7		3.84			
V _{OL}	V _I = V _{IH} or V _{IL} , I _{OL} = 20 μA	2 V		0.002	0.1		0.1	0.1	V	
		4.5 V		0.001	0.1		0.1	0.1		
		6 V		0.001	0.1		0.1	0.1		
	4.5 V		0.17	0.26		0.4	0.33			
	6 V		0.15	0.26		0.4	0.33			
I _I	V _I = V _{CC} or 0	6 V	±0.1 ±100			±1000		±1000		nA
		6 V				80		40		μA
I _{CC}	V _I = V _{CC} or 0, I _O = 0	6 V				4		80		μA
C _i		2 to 6 V	3			10		10		pF

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

	V _{CC}	T _A = 25°C		SN54HC375		SN74HC375		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _w Pulse duration, C high	2 V	80		120		100		ns
	4.5 V	16		24		20		
	6 V	14		20		17		
t _{su} Setup time, data before C↓	2 V	100		150		125		ns
	4.5 V	20		30		25		
	6 V	17		26		21		
t _h Hold time, data after C↓	2 V	5		5		5		ns
	4.5 V	5		5		5		
	6 V	5		5		5		

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), C_L = 50 pF (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC}	T _A = 25°C			SN54HC375		SN74HC375		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{pd}	D	Q or \bar{Q}	2 V		40	120		180		150	ns
			4.5 V		14	24		36		30	
			6 V		11	20		31		26	
t _{pd}	C	Q or \bar{Q}	2 V		42	130		195		165	ns
			4.5 V		15	26		39		33	
			6 V		12	22		33		28	
t _t		Any Q or \bar{Q}	2 V		38	75		110		95	ns
			4.5 V		8	15		22		19	
			2 V		6	13		19		16	

C _{pd}	Power dissipation capacitance	No load, T _A = 25°C	48 pF typ
-----------------	-------------------------------	--------------------------------	-----------

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.