SDLS172 OCTOBER 1976 - REVISED MARCH 1988

- Three-State, 4 Bit. Cascadable, Parallei-In, Parallei-Out Registers
- 'LS395A Offers Three Times the Sink-Current Capability of 'LS395
- Low Power Dissipation . . . 75 mW Typical (Enabled)
- Applications:

N-Bit Serial-To-Parallel Converter N-Bit Parallel-To-Serial Converter

N-Bit Storage Register


description

These 4-bit registers feature parallel inputs, parallel outputs, and clock (CLK), serial (SER), load shift (LD/ $\overline{\text{SH}}$), output control ($\overline{\text{OC}}$) and direct overriding clear ($\overline{\text{CLR}}$) inputs.

Shifting is accomplished when the load/shift control is low. Parallel loading is accomplished by applying the four bits of data and taking the load/shift control input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the clock input. During parallel loading, the entry of serial data is inhibited.

When the output control is low, the normal logic levels of the four outputs are available for driving the loads or bus lines. The outputs are disabled independently from the level of the clock by a high logic level at the output control input. The outputs then present a high impedance and neither load nor drive the bus line; however, sequential operation of the registers is not affected. During the high-impedance mode, the output at Qp' is still available for cascading.


logic symbol†




[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

SN54LS395A . . . J OR W PACKAGE SN74LS395A . . . D OR N PACKAGE (TOP VIEW)




SN54LS395A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection




logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.

schematics of inputs and outputs



FUNCTION TABLE

	3-81	ATE	CASCADE									
CLR	LD/SH	CLK	SER	PΔ	PARALLEL		_	_			OUTPUT	
CLR	LD/SH	CLK	SEH	Α	8	С	D	QΑ	σB	чc	αD	α _D ′
L	×	×	×	Х	Х	Х	Х	L	L	L	L	L
н	Н	[н	×	×	X	×	х	QAO	σ_{B0}	q_{C0}	α_{D0}	σ _{D0}
н	н	ı	×	а	ь		d	a	ь	С	d	d
н	L	н	×	X	х	х	х	QAO	080	α_{C0}	a_{D0}	a D0
н	L	. ↓	н				X.				q_{Cn}	σ_{Cu}
н	L	į.	L	х	Х	Х	Х	L	α_{An}	α_{Bn}	Q _{Cn}	a _{Cn}

When the output control is high, the 3-state outputs are disabled to the high-impedance state; however, sequential operation of the registers and the output at Q_D ' are not affected.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)																			7	' V
Input voltage																			7	' V
Operating free-air temperature range	: SI	N5	4 L	\$3	95/	À.							-			5	5°	C to	125	°C
	SI	N7	4L	S3	95 <i>A</i>	4				÷							0	°C 1	to 70	°C
Storage temperature range											_					-6	ا°5	C to	150	°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		Sh	SN54LS395A			SN74LS395A			
· · · · · · · · · · · · · · · · · · ·		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V	
High-level output current, IOH	Q _A , Q _B , Q _C , Q _D			-1			-2.6	mA	
	aD,			-400			-400	μА	
Low-level output current, IOI	QA, QB, QC, QD			12			24	mΑ	
Eow level output current, 10C	₫ _D '			4	_	,	8	mA	
Clock frequency, f _{clock}	· · · · · · · · · · · · · · · · · · ·	0		30	0		30	MHz	
Width of clock pulse, tw(clock)		16			16			nş	
Setup time, high-level or low-level data, t _{su}	LD/SH	40		•	40				
Setup time, mightered of fow-level data, t _{SU}	All other inputs	20			20			ns	
Hold time, high-level or low-level data, th		10		**	10			ns	
Operating free-air temperature, TA		-55	*****	125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DA DANETED		750	St	V54LS39	95A	SI	Ī				
	PARAMETER	TES	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT		
VIH	High-level input voltage				2			2			V
V _{IL}	Low-level input voltage						0.7			8,0	V
VIK	Input clamp voltage	VCC = MIN,	lj = -18 mA				-1.5			-1,5	V
∨он	High-level output voltage	VCC = MIN,		Q _A , Q _B , Q _C , Q _D	2.4	3.4		2.4	3.1		V
		ViL≂ViL max,	IOH = MAX	ΩD'	2.5	3.4		2.7	3.4		V
VOL	Low-level output voltage	V _{CC} = MIN,	Q _A , Q _B ,	IOL = 12 mA		0.25	0.4		0.25	0.4	V
		V _{IL} = V _{IL} max, V _{IH} = 2 V	a _C , a _D	IOL = 24 mA					0.35	0.5] ້
			a _{D′}	IOL = 4 mA		0.25	0.4		0.25	0.4	V
				IOL = 8 mA					0.35	0.5	L
1	Off-state output current,	V _{CC} = MAX,	V _{IH} = 2 V,	QA, QB,			20			20	μА
JOZH	high-level voltage applied	Vo = 2.7 V		$\alpha_{\rm C}, \alpha_{\rm D}$							
lozi	Off-state output current,	VCC = MAX,	V _{IH} = 2 V,	Q _A , Q _B ,			-20			-20	μΑ
IOZL	low-level voltage applied	Vo = 0.4 V		ac, ap			-10			_20	\ \frac{\pi_{-1}}{2}
ij	input current at maximum input voltage	VCC = MAX,	V1 = 7 V				0.1			0.1	mA
hн	High-level input current	V _{CC} = MAX,	V ₁ = 2.7 V				20			20	μА
ΉL	Low-level input current	VCC = MAX,	VI = 0.4 V				-0.4			-0.4	mA
los	Short-circuit output current§	V _{CC} ≈ MAX		Q _A , Q _B , Q _C , Q _D	-30		-130	-30		-130	mA
		1		QD'	-20		-100	-20		-100	mA
	P. and a support	V 440 Y	See Note 2	Condition A		22	34		22	34	^
ICC	Supply current	VCC = MAX,	SEE INOTE Z	Condition B		21	31		21	31	mA.

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

- A. Output control at 4.5 V and a momentary 3 V, then ground, applied to clock input.
- B. Output control and clock input grounded.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax	Maximum clock frequency	See Note 3.	30	45		MHz
tPHL	Propagation delay time, high-to-low-level output from clear			22	35	กร
tPLH	Propagation delay time, low-to-high-level output	Q _A , Q _B , Q _C , Q _D outputs: R ₁ = 667 Ω, C _L = 45 pF		15	30	ns
tPHL	Propagation delay time, high-to-low-level output			20	30	ns
†PZH	Output enable time to high level	OD'output: R(≈2 kΩ, C(≈15 pF		15	25	ns
tPZL	Output enable time to low level			17	25	ns
[†] PHZ	Output disable time from high level	C _L = 5 pF,		11	17	ns
^t PLZ	Output disable time from low level	See Note 3	-	12	20	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: ICC is measured with the outputs open, the serial input and mode control at 4.5 V, and the data inputs grounded under the following conditions:

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated





i.com 23-Apr-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
JM38510/30607B2A	OBSOLETE	LCCC	FK	20	TBD	Call TI	Call TI
JM38510/30607BEA	OBSOLETE	CDIP	J	16	TBD	Call TI	Call TI
JM38510/30607BEA	OBSOLETE	CDIP	J	16	TBD	Call TI	Call TI
SN54LS395AJ	OBSOLETE	CDIP	J	16	TBD	Call TI	Call TI
SN54LS395AJ	OBSOLETE	CDIP	J	16	TBD	Call TI	Call TI
SN74LS395AD	OBSOLETE	SOIC	D	16	TBD	Call TI	Call TI
SN74LS395AD	OBSOLETE	SOIC	D	16	TBD	Call TI	Call TI
SN74LS395ADR	OBSOLETE	SOIC	D	16	TBD	Call TI	Call TI
SN74LS395ADR	OBSOLETE	SOIC	D	16	TBD	Call TI	Call TI
SN74LS395AN	OBSOLETE	PDIP	N	16	TBD	Call TI	Call TI
SN74LS395AN	OBSOLETE	PDIP	N	16	TBD	Call TI	Call TI
SNJ54LS395AFK	OBSOLETE	LCCC	FK	20	TBD	Call TI	Call TI
SNJ54LS395AFK	OBSOLETE	LCCC	FK	20	TBD	Call TI	Call TI
SNJ54LS395AJ	OBSOLETE	CDIP	J	16	TBD	Call TI	Call TI
SNJ54LS395AJ	OBSOLETE	CDIP	J	16	TBD	Call TI	Call TI
SNJ54LS395AW	OBSOLETE	CFP	W	16	TBD	Call TI	Call TI
SNJ54LS395AW	OBSOLETE	CFP	W	16	TBD	Call TI	Call TI

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F16 and JEDEC MO-092AC



FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated